

Pin configuration




Pin No	Name	I/O	Description
1	Vss	Power	GND
2	Vdd	Power	+5v
3	Vo	Analog	Contrast Control
4	RS	Input	Register Select
5	R/W	Input	Read/Write
6	E	Input	Enable (Strobe)
7	D0	I/O	Data <i>LSB</i>
8	D1	I/O	Data
9	D2	I/O	Data
10	D3	I/O	Data
11	D4	I/O	Data
12	D5	I/O	Data
13	D6	I/O	Data
14	D7	I/O	Data MSB




Write cycle

Parameter	Symbol	Min (1)	Typ (1)	Max (1)	Unit
Enable Cycle Time	t _c	500	-	-	ns
Enable Pulse Width (High)	$t_{ m w}$	230	-	-	ns
Enable Rise/Fall Time	t_r, t_f	-	-	20	ns
Address Setup Time	t _{as}	40	-	-	ns
Address Hold Time	t _{ah}	10	-	-	ns
Data Setup Time	t _{ds}	80	-		ns
Data Hold Time	t _h	10	-	-	ns


Note $^{\it l}$ The above specifications are a indication only. Timing will vary from manufacturer to manufacturer.



Initializing by Instruction 4 bit - Interface



4 bit Transfer example



Initializing by Instruction 8 bit - Interface

					Co	ode					_	Execution Time (max) (when f _{cp} or
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	f _{osc} is 270 kHz)
Clear display	0	0	0	0	0	0	0	0	0	1	Clears entire display and sets DDRAM address 0 in address counter.	
Return home	0	0	0	0	0	0	0	0	1	_	Sets DDRAM address 0 in address counter. Also returns display from being shifted to original position. DDRAM contents remain unchanged.	1.52 ms
Entry mode set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	37 μs
Display on/off control	0	0	0	0	0	0	1	D	С	В	Sets entire display (D) on/off, cursor on/off (C), and blinking of cursor position character (B).	37 μs
Cursor or display shift	0	0	0	0	0	1	S/C	R/L	_	-	Moves cursor and shifts display without changing DDRAM contents.	37 μs
Function set	0	0	0	0	1	DL	N	F	_	_	Sets interface data length (DL), number of display lines (N), and character font (F).	37 μs
Set CGRAM address	0	0	0	1	ACG	ACG	ACG	ACG	ACG	ACG	Sets CGRAM address. CGRAM data is sent and received after this setting.	37 μs
Set DDRAM address	0	0	1	ADD	ADD	ADD	ADD	ADD	ADD	ADD	Sets DDRAM address. DDRAM data is sent and received after this setting.	37 μs
Read busy flag & address	0	1	BF	AC	AC	AC	AC	AC	AC	AC	Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents.	0 μs
Write data to CG or DDRAM	1	0	Write	data							Writes data into DDRAM or CGRAM.	37 μs t _{ADD} = 4 μs*
Read data from CG or DDRAM	1	1	Read	d data							Reads data from DDRAM or CGRAM.	37 μs t _{ADD} = 4 μs*
	I/D S S/C S/C R/L R/L DL N F BF	= 1: = 0: = 1: = 0: = 1: = 1: = 1:	Decr Acco Displ Curs Shift Shift 8 bits 2 line 5 x 1 Inter	ement ement empani lay shi or mov to the to the s, DL = es, N = 0 dots nally o	es dis ft /e right left = 0: 4 = 0: 1 s, F = 0	bits line D: 5 ×	8 dots	8		,	DDRAM: Display data RAM CGRAM: Character generator RAM ACG: CGRAM address ADD: DDRAM address (corresponds to cursor address) AC: Address counter used for both DD and CGRAM addresses	Execution time changes when frequency changes Example: When f_{cp} or f_{OSC} is 250 kHz, $37 \mu s \times \frac{270}{250} = 40 \mu s$

Note: — indicates no effect.

* After execution of the CGRAM/DDRAM data write or read instruction, the RAM address counter is incremented or decremented by 1. The RAM address counter is updated after the busy flag turns off. In Figure 10, t_{ADD} is the time elapsed after the busy flag turns off until the address counter is updated.

Display position	1	2	3	4	5	39	40
DDRAM address (hexadecimal)	00	01	02	03	04	 26	27
	40	41	42	43	44	 66	67

		CY62	256–55	CY62		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle			•	•	•	
t _{RC}	Read Cycle Time	55		70		ns
t _{AA}	Address to Data Valid		55		70	ns
t _{OHA}	Data Hold from Address Change	5		5		ns
t _{ACE}	CE LOW to Data Valid		55		70	ns
t _{DOE}	OE LOW to Data Valid		25		35	ns
t _{LZOE}	OE LOW to Low-Z ^[7]	5		5		ns
t _{HZOE}	OE HIGH to High-Z ^[7, 8]		20		25	ns
t _{LZCE}	CE LOW to Low-Z ^[7]	5		5		ns
t _{HZCE}	CE HIGH to High-Z ^[7, 8]		20		25	ns
t _{PU}	CE LOW to Power-up	0		0		ns
t _{PD}	CE HIGH to Power-down		55		70	ns
Write Cycle ^[9, 10]			•		•	
t _{WC}	Write Cycle Time	55		70		ns
t _{SCE}	CE LOW to Write End	45		60		ns
t _{AW}	Address Set-up to Write End	45		60		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	40		50		ns
t _{SD}	Data Set-up to Write End	25		30		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{HZWE}	WE LOW to High-Z ^[7, 8]		20		25	ns
t _{LZWE}	WE HIGH to Low-Z ^[7]	5		5		ns

