2017 Digital IC Design Homework 3: Approximate Average

NAME		林聖軒				
Student ID	P7606	P76061425				
Simulation Result						
Functional	Pass	Gate-level	Pass	Gate-level	148296(ns)	
simulation		simulation		simulation time	146290(IIS)	
(your post-sim result) VSIM 2> run -all						
Synthesis Result						
Total logic elements			560	560		
Total memory bit			0	0		
Embedded multiplier 9-bit element			t 0	0		
Flow Summary [Flow Status] Quartus II Version Revision Name Top-level Entity Name Family Device Timing Models Met timing requirements Total logic elements Total combinational functions Dedicated logic registers Total registers Total pins Total virtual pins Total wirtual pins Total memory bits Embedded Multiplier 9-bit elements Total PLLs			10. CS CS Cyc EP2 Fina Yes 560 ons 560 72 20 0 0 / enents 0 /		sion	

Description of your design

使用兩個 block,一個 block 用來存餵進來的 input 和 reset,第二個 block 用來做平均數的計算。第一個 block 當正緣時會將 input 值放進 data 陣列的第一格,data 的其他往後放一格,依此類推共 9 格,若 reset 為 1 則將 data 的資料清成 0。第二個 block 用來做平均數計算,先將 data 的 9 筆資料加起來除 9 算平均,再用 data 複製給 data2 陣列幫助選擇近似平均數,若大於平均數的值必不會選到,則設成 0,再選擇剩餘最大的數,最後再依 function(4)算出結果。

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) \times (gate-level simulation time in \underline{ns})