2017 Digital IC Design

Homework 4: Edge-Based Line Average interpolation

NAME 林		と と 手				.84 mort 6 9		
Student ID P76061425								
Simulation Result								
Test	Functional	Pass	Gate-level simulation		Pass	Gate-level	9633.850(ns)	
pattern 1	simulation	1 455				simulation tin	ne 7033,030(ns)	
Test	Functional	Pass	Gate-level simulation		Pass	Gate-level	9633.850(ns)	
pattern 2	simulation	1 455				simulation tin	ne statistical	
your pre-sim result of two test pattern VSIM 261> run -all † \^0^/ All data have been generated successfully! \^0^/ † ** Note: \$stop : C:/Users/eric/Desktop/HW4/testfixture.v(67) † Time: 21355 ns Iteration: 0 Instance: /test † Break in Module test at C:/Users/eric/Desktop/HW4/testfixture.v lin VSIM 261> run -all † \^0^/ All data have been generated successfully! \^0^/ † ** Note: \$stop : C:/Users/eric/Desktop/HW4/testfixture.v(67) † Time: 21355 ns Iteration: 0 Instance: /test † Break in Module test at C:/Users/eric/Desktop/HW4/testfixture.v lin					VSIM32> run -all # \^0^/ All data have been generated successfully! \^0^/ # ** Note: \$stop : C:/Users/eric/Desktop/postsim2222/testfixture.v(67) # Time: 9633850 ps Iteration: 0 Instance: /test # Break in Module test at C:/Users/eric/Desktop/postsim2222/testfixture.v line 67 # \^0^/ All data have been generated successfully! \^0^/ # ** Note: \$stop : C:/Users/eric/Desktop/postsim2222/testfixture.v(67) # Time: 9633850 ps Iteration: 0 Instance: /test			
Synthesis Result								
Total logic elements				523				
Total memory bit				0				
Embedded multiplier 9-bit element					0			
Flow Summary Flow Status Quartus II Version Revision Name Top-level Entity Name Family Device Timing Models Met timing requirements Total logic elements Total combinational functions Dedicated logic registers Total registers Total registers Total virtual pins Total wirtual pins Total memory bits Embedded Multiplier 9-bit elements Total PLLs				10.0 EELA ELA Cyclor EP2C: Final No 523 / 522 / 267 / 267 0 / 1, 0 / 30	ssful - Sun Dec 10 18:0 Build 262 08/18/2010 Si ne II 70F896C8 68,416 (< 1 %) 68,416 (< 1 %) 68,416 (< 1 %) 122 (3 %) 152,000 (0 %) 0 (0 %)			
Description of your design								

Description of your design

使用一個陣列將 input data 從陣列尾端放入,每個 cycle 都從尾端往前推一格,將 input data 放入陣列適當位置,利用相對位置做計算或直接將值取出。利用狀態機的概念,制定 4 個狀態,INIT、DIRECT、CALCULATE、SCAN,別處理不同狀態該做的事。INIT 狀態將 input data 循序從 data array 後端放入,並每個 cycle 在 data array 的最後一格取出 output data。DIRECT 狀態把data array 的 data 位移推至適當位置,方便下一個 CALCULATE 狀態做計算。CALCULATE 狀態 每個 cycle 利用資料在陣列內的相對位置,依照 Homework

Introduction 給的(1)(2)演算法做內插計算,並將計算結果給 output data。 SCAN 狀態則將 data array 再位移至適當位置準備讓下一個 CALCULATE 狀態做計算。

狀態機: INIT->DIRECT->CALCULATE->SCAN->....依此循環。

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (longest gate-level simulation time in \underline{ns})