

# 300 $\mu\text{m}$ DEEP THROUGH SILICON VIA IN LASER-ABLATED CMOS MULTI-PROJECT WAFER FOR COST-EFFECTIVE DEVELOPMENT OF INTEGRATED MEMS

Yukio Suzuki<sup>1</sup>, Hideyuki Fukushi<sup>1</sup>, Masanori Muroyama<sup>1</sup>, Yoshiyuki Hata<sup>2</sup>, Takahiro Nakayama<sup>3</sup>, Rakesh Chand<sup>1</sup>, Hideki Hirano<sup>1</sup>, Yutaka Nonomura<sup>2</sup>, Hirofumi Funabashi<sup>2</sup> and Shuji Tanaka<sup>1</sup>

<sup>1</sup>Tohoku University, Sendai, Miyagi, Japan

<sup>2</sup>Toyota Central R&D Labs., Inc., Nagakute, Aichi, Japan

<sup>3</sup>Toyota Motor Corporation, Toyota, Aichi, Japan

## ABSTRACT

This study has opened a possibility to fabricate through silicon vias (TSV) in a LSI wafer available by commercial multi-project wafer (MPW) service and integrate the LSI and MEMS by wafer bonding. 300  $\mu\text{m}$  deep Cu annular type TSV were fabricated in a TSMC 0.18  $\mu\text{m}$  CMOS LSI MPW cut into 4" diameter. The developed TSV process managed mechanically fragile property of the laser-ablated MPW by low stress TEOS PECVD  $\text{SiO}_2$  backfilling, surface planarization, temporarily wafer support etc. The LSI and MEMS were integrated by Au-Au thermocompression bonding at 300°C, and the completed device worked via the TSV as designed. "Tohoku TSV CMOS-MEMS platform" presented in this paper gives many chances for cost-effective development of surface-mountable CMOS-integrated MEMS.

## INTRODUCTION

Recently, wafer-level MEMS-CMOS integration and packaging technology is a key for the competitiveness of sensors with a very small footprint. It is the case with the latest multi-degree of freedom inertial sensors. This technology is being requested further progress for monolithic combo sensors and other emerging sensors. Actually, this study was motivated by our development of an emerging sensor; a bus-networked CMOS-integrated tactile sensor for human support robots [1]. As shown in Fig. 1 (a), the tactile sensor is directly surface-mounted on a flexible bus line. Therefore, the bonding pads must be located on the backside, because the topside is a sensing side and must be free from bonding wires. In addition, the tactile sensor is physically touched and thus must be mechanically robust. To answer these requirements, the device structure using through silicon vias (TSV) in a CMOS LSI shown in Fig. 1 (b) is preferable.

We have developed our original CMOS LSI for the tactile sensor, which provides functions of 4 differential pairs of capacitance readout, encoding, packet generation, bus communication, configuration etc. [2]. The LSI uses TSMC 0.18  $\mu\text{m}$  mixed signal CMOS process, and is obtained on an 8" multi-project wafer (MPW). For research and development, especially in academia, MPW service is the most practical route to prototype a standard or advanced LSI from a cost point of view.

The MPW contains multiple kinds of LSI from different users. Each user can receive its own LSI on full wafers, where the other LSIs are erased by laser ablation, as shown in Fig. 2. Therefore, we need to fabricate TSV in such a laser-ablated MPW and then integrate it with




Figure 1: Surface-mounted CMOS-integrated MEMS tactile sensor.




Figure 2: Multi-project wafer (MPW) of LSI with laser-ablated area.

MEMS by wafer bonding. To make matters more difficult, the laser-ablated MPW is very fragile due to surface roughness and damage shown in Fig. 2 (left upper). In this study, we developed a deep TSV process on the laser-ablated MPW for the first time. The developed TSV process will offer industry and academia a lot of chances to develop surface-mountable CMOS-integrated MEMS.

## DESIGN

Most of the TSV proposals have targeted three-dimensional integration of memories and processors [3, 4]. In terms of fabrication process, "via last" process, in which TSV are fabricated after the backend of line (BEOL) process of LSI, is major compared with "via first" and "via middle" processes. The "via last" process is only a choice for us, because TSV are fabricated by ourselves in MPW

Table 1: Comparison of via-last TSV.

	Fine	Middle	This work
Depth ( $\mu\text{m}$ )	30-50	100-120	<b>300</b>
Diameter ( $\mu\text{m}$ )	5-10	40-70	110
TSV structure	Cu fill	Cu fill	Cu annular




Figure 3: Structure of proposed annular type TSV in LSI.

received from the foundry (TSMC, Taiwan).

As mentioned, our target device is the tactile sensor. To secure mechanical strength up to several kgf/die in normal and shear directions, the thickness of the LSI must be 300  $\mu\text{m}$  or larger. Consequently, the TSV are as deep as the thickness of the LSI. This is another unique requirement in addition to the TSV process on the laser-ablated MPW, because most of existing TSV have considerably different dimensions in depth and diameter [3-6], as summarized in Table 1.

The MPW is finally integrated with a MEMS wafer by Au-Au thermocompression bonding at 300°C [7]. This process as well as soldering process imposes thermal stress because of large difference in the coefficient of thermal expansion between Cu (16.5 ppm/°C) and Si (3.3 ppm/°C). This stress may cause cracks especially in the BEOL of the LSI, because the size of the TSV is large. Therefore, we have selected annular type Cu TSV illustrated in Fig. 3, which is better for stress release than Cu filling type. The minimum pitch of the TSV is 240  $\mu\text{m}$  from the requirement of our tactile sensor. Therefore, the TSV must have almost straight sidewalls rather than tapered ones.

The influences of thermal stress were investigated by a finite element method (FEM) and compared between the Cu filling and annular types. Figure 4 shows simulated stress distributions around TSV of 100  $\mu\text{m}$  diameter and 300  $\mu\text{m}$  depth, assuming a temperature rise of 300°C. The material constants for the simulation are listed in Table 2. The annular type TSV has 1  $\mu\text{m}$  thick insulator  $\text{SiO}_2$  and conductor metals (0.5  $\mu\text{m}$  thick Ni and 10  $\mu\text{m}$  Cu) on the sidewall. The Cu filling type TSV has the same  $\text{SiO}_2$  and Ni. The maximum Mises stress of 720 MPa was observed in the Cu filling type, while less than 400 MPa in the annular type.

## FABRICATION

### Planarization of MPW

The MPW made by TSMC 0.18  $\mu\text{m}$  CMOS process is

Table 2: Material constants of FEM model.

	$E$ (GPa)	Poisson's ratio	CTE (ppm/K)
Silicon	130	0.28	3.3
$\text{SiO}_2$	73.1	0.17	0.55
Nickle	201	0.31	13.4
Copper	123	0.35	16.5




Figure 4: Distribution of Mises stress around (a) Cu filling and (b) annular type TSV calculated by FEM.

received in the form of a full 8" wafer with a thickness of 750  $\mu\text{m}$ . The wafer is cut down to a pair of 4" wafers, which can be processed in Tohoku University. 12" LSI wafers can be processed in the same manner. The peak to valley roughness of the laser-ablated area is approximately 20  $\mu\text{m}$ . Therefore,  $\text{SiO}_2$  thicker than 20  $\mu\text{m}$  with extremely low residual film stress is deposited for backfilling it. We developed the condition of TEOS plasma enhanced chemical vapor deposition (PECVD) to meet this requirement. The control of cathode RF power is a key [8], and the optimum condition shows less than 10 MPa compressive stress for 20  $\mu\text{m}$  thick  $\text{SiO}_2$  on Si.

Chemical mechanical polishing (CMP) is then applied to finish the LSI surface smooth enough for the following wafer process. Back grinding is done to thin the planarized MPW down to 300  $\mu\text{m}$  in thickness. Figure 5 shows the scanning electron microscope (SEM) images and surface profiles of the laser-ablated area (a) before and (b) after planarization. The roughness of the finished surface is about 0.6  $\mu\text{m}$  Ra, which is acceptable for further processing.

### Metallization and bonding bump formation

On the planarized MPW, metal electrodes and bonding bumps are formed as shown in Fig. 6. The outer bonding bump (sealing frame), which is used for integration with MEMS and sealing, is formed by Au electroplating on a sputtered Cr/Ru/Au seed layer using a photoresist mold (Fig. 6 (a)). The surface of the Au bumps is fly-cut using a diamond bit to reduce the variation of height into about 5  $\mu\text{m}$  as well as surface roughness (b). Mechanical stress by fly-cutting forms fragmented crystal grains on the Au surface, which help thermocompression bonding at lower temperature [7]. For rewiring and sensing electrodes, the Cr/Ru/Au seed layer was patterned by wet etching (c). In comparison with dry etching, wet etching is free from plasma damage to LSI and preferable in this process. Figure 7 shows the optical microscope image of the LSI surface after the final step in Fig. 6.




Figure 5: SEM images and surface profiles of ablated area before and after planarization.




Figure 6: Fabrication process of metal electrodes and bonding bumps.




Figure 7: Front side of LSI after process shown in Fig. 6.

### Fabrication of deep annular TSV

The fabrication process of the TSV is shown in Fig. 8. After bonding with a support wafer using photoresist to protect the front side, the MPW is etched from the backside by Bosch process using a  $\text{SiO}_2$  mask to create via holes (Fig. 8 (d)). The via holes of 110  $\mu\text{m}$  diameter reach the bottom layer of the BEOL, i.e. Metal 1. After removing the support wafer, 2  $\mu\text{m}$  thick  $\text{SiO}_2$  is conformally deposited by TEOS PECVD as the insulator of the TSV sidewalls (e). No wafer bending was observed after  $\text{SiO}_2$  deposition using the developed low stress PECVD condition. In addition, a dielectric breakdown voltage higher than 8 MV/cm was confirmed using electric test patterns.




Figure 8: Fabrication process of TSV.

For the electrical connection of the TSV,  $\text{SiO}_2$  at the bottom of the via holes is removed by RIE, while  $\text{SiO}_2$  on the sidewalls is left unetched (f). Such selectivity is realized by enhanced Ar ion bombardment under the condition that Ar concentration in  $\text{C}_4\text{F}_8 + \text{O}_2 + \text{Ar}$  etching gas is higher than 80%. 400 nm thick Ta and 1  $\mu\text{m}$  thick Cu are sequentially deposited by RF magnetron sputtering as a barrier layer of Cu diffusion and an adhesion layer, respectively (g).

The LSI front surface is covered with a UV-release tape, and then 0.5  $\mu\text{m}$  thick Ni is deposited by electroless plating, using a film resist mask (h). Subsequently, 10  $\mu\text{m}$  thick Cu is deposited by electroplating using Ni as a seed layer (i). When 10  $\mu\text{m}$  thick Cu was grown on the surface, about 1.5  $\mu\text{m}$  thick Cu was observed at the bottom of the via holes. Finally, the UV-release tape and the film resist are peeled off by UV light and alkali solvent, respectively. Figure 9 shows the cross-sectional SEM image of the completed TSV in the TSMC 0.18  $\mu\text{m}$  MPW.

### Wafer bonding

The CMOS LSI with the TSV is integrated with MEMS by Au-Au thermocompression bonding, as shown in Fig. 10. For this process, the 4" MPW is diced into 16 mm square pieces, which includes 4 dies of our LSI and the other laser-ablated area. The LSI piece has planarized Au






Figure 9: Cross-sectional SEM image of deep annular TSV.




Figure 10: MEMS integration process by thermocompression Au-Au bonding. The Au bumps are planarized by fly cut during the process shown in Fig. 6.

bumps (sealing rings) of 5  $\mu\text{m}$  height, while the MEMS piece has sputtered Cr/Pt/Au patterns as the counterparts of the Au bumps. These pieces are aligned and bonded at 300°C by applying a bonding pressure of 18 MPa. Figure 11 shows 2.5 mm  $\times$  2.5 mm dies after blade dicing.

## EVALUATION

### Electrical test of TSV

For an electrical test, a daisy chain structure where 4 TSVs were connected in series was fabricated by the same process of the TSV. The resistance of the daisy chain, i.e. the TSV and planar Cu interconnection, was measured by Kelvin probe method at 5 mA. For heat run test, the sample was heated at 350°C for 30 min, which was severer than the actual wafer bonding condition. Figure 12 shows measured resistance per via before and after the heat run test. There is no significant difference in the mean and variation of the resistance.

### Device evaluation

The integrated device (Fig. 11) was preliminary tested via the TSV. Power, ground and signal lines were connected to the bonding pads at the backside of the die. The pass rate of ESD protection diode circuit test was 100%. Measured oscillation frequency was 948 kHz, which well agreed with the design value. Finally,




Figure 11: CMOS-MEMS integrated dies with TSV.




Figure 12: Resistance of TSV measured by Kelvin probe method before and after heating at 350°C for 30 min.




Figure 13: Measured output waveforms from completed die.

the digital output shown in Fig. 13 was decoded by our host software [2], and it was confirmed that the decoded data was interpretable.

## CONCLUSION

We fabricated Cu annular type TSV in a laser-ablated 0.18  $\mu\text{m}$  CMOS LSI MPW, and demonstrated wafer-bonding-based CMOS-MEMS integration. The MPW received from TSMC was laser-ablated except for our own dies, which made the wafer mechanically fragile. The laser-induced surface roughness and damage were repaired by low stress TEOS PECVD SiO<sub>2</sub> backfilling and CMP. The TSV are 100  $\mu\text{m}$  in diameter and 300  $\mu\text{m}$  in depth. Such deep TSV were made by low stress conformal

TEOS PECVD, via bottom etching, electroless and electroplating into deep via holes etc. The LSI and MEMS were integrated by Au-Au thermocompression bonding at 300°C. The integrated device was tested in terms of the electrical connectivity of the TSV and the functionality of the LSI, and worked as designed. “Tohoku TSV CMOS-MEMS platform” developed in this study is useful for cost-effective development of surface-mounted integrated MEMS.

## ACKNOWLEDGEMENTS

This study was mainly supported by “Formation of Innovation Center for Fusion of Advanced Technologies” program under Japan Science and Technology Agency (JST). The facility used in this study was partly supported by “Nanotechnology Platform” program under the Ministry of Education, Culture, Sports, Science and Technology, Japan.

## REFERENCES

- [1] Y. Hata, Y. Nonomura, H. Funabashi, T. Akashi, M. Fujiyoshi, Y. Omura, T. Nakayama, U. Yamaguchi, H. Yamada, S. Tanaka, H. Fukushi, M. Muroyama, M. Makihata and M. Esashi, “An SOI Tactile Sensor with a Quad Seesaw Electrode for 3-Axis Complete Differential Detection”, *Proc. IEEE MEMS 2014*, pp. 709-712.
- [2] M. Muroyama, M. Makihata, S. Tanaka, T. Kojima, T. Nakayama, U. Yamaguchi, H. Yamada, Y. Nonomura, H. Funabashi, Y. Hata and M. Esashi, “Tactile Sensor Network System with CMOS-MEMS Integration for Social Robot Applications”, *Proc. Smart Systems Integration 2014*, pp.181-188.
- [3] M. Aoki, F. Furuta, K. Hozawa, Y. Hanaoka, H. Kikuchi, A. Yanagisawa, T. Mitsuhashi and K. Takeda, “Fabricating 3D integrated CMOS devices by using wafer stacking and via-last TSV technologies”, *Proc. IEDM 2013*, pp.727-730.
- [4] M. Murugesan, H. Kino, H.Nohira, J.C. Bea, A. Horibe, F. Yamada, C. Miyazaki, H. Kobayashi, T. Fukushima, T. Tanaka and M. Koyanagi, “Wafer Thinning, Bonding, and Interconnects Induced Local Strain/Stress in 3D-LSIs with Fine-Pitch High-Density Microbumps and Through-Si Vias”, *Proc. IEDM 2010*, pp. 30-33.
- [5] K. Hozawa, F. Furuta, Y. Hanaoka, M. Aoki, K. Osada, K. Takeda, KW. Lee, T. Fukushima and M. Koyanagi, “Demonstration of inter-chip data transmission in a three-dimensional stacked chip fabricated by chip-level TSV integration”, *Proc. VLSI 2012*, pp.175-176.
- [6] C. Bouvier, S. Bolis, D. Saint-Patrice, A. Pouydebasque, F. Jacquet, C. Bridoux, S. Moreau, G. Simon, N. Sillon and E. Vigier-Blanc, “Enabling technologies for advanced wafer level camera integration”, *Proc. IEEE ECTC 2012*, pp.1345-1350.
- [7] H. Hirano, K. Hikichi and S. Tanaka, “The Wafer-level Vacuum Sealing and Electrical Interconnection Using Electroplated Gold Bumps Planarized by Single-Point Diamond Fly Cutting”, *Proc. Transducers 2015*, pp. 1283-1286.
- [8] Y. Suzuki, K. Totsu, M. Moriyama, M. Esashi and S. Tanaka, “Free-standing subwavelength grid infrared cut filter of 90 mm diameter for LPP EUV light source”, *Sens. Actuators A*, 231, pp. 59-64 (2015).

## CONTACT

\*Yukio Suzuki, Ph.D, tel: +81-22-229-4113;  
yukio.suzuki@mems.mech.tohoku.ac.jp