

---

# SINGLE-CYCLE DATAPATH PART III

---

Ayman Hajja, PhD

---


# BRANCH OPERATIONS

---

- if (  $R[rs] == R[rt]$  )
  - $PC \leftarrow PC + 4 + \{sign\_ext(Imm16), 2'b00\}$
- else:
  - $PC \leftarrow PC + 4$




# BEFORE ADDING 'BRANCH' HARDWARE






# AFTER ADDING 'BRANCH' HARDWARE






# AFTER ADDING 'BRANCH' HARDWARE



# IN THE BOOK





# SINGLE-CYCLE PERFORMANCE

- Assume time for actions are
  - 100ps for register read or write, 200 ps for other events
- Clock period is:

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

- Clock rate (cycles/second = Hz) =  $1/\text{Period (seconds/cycle)}$