TDD: test driven development. Contrador do ainal con precurage, reget sincromo y clock enable 1-Escribir un test pura comprobem una curacterística 2- Ejeculor el text 3- No Jalla -> Volver a 1. 4-Diseñar pora inverporar una carciteristica 5- Ejecular el tent 6-Falla -> Volver a 4 7 - Repetir pora La siguiente curacteristica -- Daran Library IEEE; Use IEEE Std- work- Hey, all; use IEEE. humeric - >+0. ally entity bed-entras port (CLK: in Std-Logic; -- Leadeng-edge active clock rst-n: in std-logic; -- Active-low asynchronous renet Ce: in Std-logic; -- Clock enable. load in Std-logici -- synchronous count bow. din : in unsigned (3 downto 0); -- count imput. dont: Out considues (3 gomes 0) -- come out but end entity bed - entri arch tecture behavioral of bod-ontr is. signal: dont; varioned (dont range); begin. doute dont i; Process (Clk, rst-n) begin if 15+-n='0' then. dout - ice (Others = > '0'); elsely rising-edge (CLK) then if Ce = '1' then. if bood = " then Q ni6 =1-406 dout i <= (1 out iff) mod 10; it dont i < 9 then 1+1-12001-146 Jour = (< (others => '0'); if; bug end ifi if; 6m3 end process: End architecture behavioral;

Duxing eyen = General info or partite comenturous

```
__ test beach:
Library TEEF;
Use TEEE. Std-logic-1164. alli
Butity bod-chor-16is
 Cno entity;
 architecture tell beach of bod-chir-th is
 Component bod-onto is
  port (
    CLK: in Std_Logic:: "1"; -- Leadeng-edge active clock
    rst_n: in Std-logic; -- Active-low asynchronous reset
     Ce: in Std-logic; -- Clock enable.
    load : in Itd-logic; -- synchronous count bood.
     dan in unsigned (3 downto 0); -- count imput.
    dont: Out considues (3 domner 0): -- comme out but
     )i
    end component;
         Signal CLK: Std_Logic,
          Signal rst-n: 512-logic;
           Irgnal Ce: std-logic;
           signal load : Itd-logic;
            signal din : unsigned (3 downto 0);
            signed dout: consigned (3 downso 0);
             Constant clk-freq: positive := 100-000-000;
             Coultant Clk-period: time := 1sec/Clk-freq;
             begin
              UV+: bcd-cntr is
              port map (
                      CLK => Clk,
                      rstin => rstin,
                       C6 =7 C6'
                       Load stoul
                       din => din,
                       dont => dont
                      )i
```

```
gencik; cike not cik after 0,5 x to my;
 Stimulous_qui; process
 begin
 -- Implement a ción de la función reset.
 rst-ne'0' after 0,25 * Clk-period,
       11 after 0,75 * clk-period;
wait until rst_n = "1;
eyjert dont = 0
 report "rst-n multimution"
 severity failure;
  -- Implementación de la función contar.
                                               morto
Cece 'il';
                                                        Onser+1
                                                                  CANSURI
load € '0';
 for i in 0 to 12 Wop
Wait would clk = '1'i
exsert down = i mod 10
   report "[FAILURE]; count mullanction"
    Severity furtime;
 end Loop;
  -- Implementación de la junión carga
din = x"6"; or din = to_unsigned(6, din length);
 Mart mulit clk = 10'i
  Load=41;
  Wnit andil clk: '1';
   Wait for Oil * CLK_PERIOD;
   appert dont = 6
    report "[FAILURE]; load mad function"
     severity further
     for t in 1 to 2 bop
         Wait while Clk : 417
       i goal bus
     assert Julse.
     report" [PASSED]: Simulation Inithel"
      Severity faiture;
   end process;
```

Degin

Wait while CIX = 11';

Wait for 0,1% (LX-PERIOD;

if Ce = '1' and rit_n = '0' then

assert dout = dout 'delayed (0,11 & CIX-PERIOD)

report '' [FAILURE] = Clock enable mad function"

Severity failure;

Clock enable mad function"

report '' [FAILURE] = Clock enable mad function"

Severity failure;

end of;

end architecture text bench;