

PRADYUMNA G NADIGER

Vidyamanya Nagar, Bengaluru 560 091

+91 9480741543

✉ pradyumnagnadiger@gmail.com

in linkedin.com/in/pradyumnagnadiger

github.com/pradyumnagn

pradyumnagnadiger

Internship

IISc Bangalore

June 2026 - Aug 2026

Research Intern

On campus

- Currently working on classification of voiced and un-voiced frames in a real time MRI videos.
- Image processing of MRI videos and annotation are also part of our work
- **Skills Enhanced:** Praat · Audacity

InQore Systems

Mar 2025 - June 2025

Design engg

hybrid

- Currently working in the Raspberrypi pico Board designing team
- **Skills Enhanced:** DataSheet Design · KiCad

Nandi PowerTronics

Jan 2024 - April 2024

Student Intern

Onsite

- worked as a PCB testing engineering
- hands on PCB masking, assembling, soldering, coating

Education

Dayanand Sagar College of Engineering, Bengaluru

2024 - 2027

Autonomous, Affiliated to VTU

Aggregate: 6.95 CGPA

Bachelor of Engineering in Electrical and Electronics Engineering

MEI Polytechnic, Bengaluru

2021 - 2023

Aided

Aggregate: 9.2 CGPA

Diploma in Electrical and Electronics Engineering

Projects

CMOS XOR Gate Design | Verilog

April 2026

- Designed XOR gate at schematic and layout level using CMOS topology, optimizing for low power consumption and minimal area utilization.
- Verified transistor-level functionality through simulation, confirming correct logic output with reduced propagation delay.

github.com

Rower Qube 20251-A0 | copy of Raspberry Pi - Pico

Jan 2026

- The Rower Qube 20251 is a compact and versatile development board built around the RP2040 microcontroller.
- Designed for embedded systems development, rapid prototyping, and educational applications, the board combines high-performance processing capabilities with a user-friendly hardware architecture.

github.com

Traffic Light Controller on FPGA | Verilog

Oct 2025

- Designed and implemented a traffic light controller using Verilog HDL, synthesized and deployed on Xilinx Spartan 6 FPGA board.
- Successfully verified real-time state machine based light sequencing on hardware.

github.com

Collection of RTL Codes | Verilog

Sep 2025

- This hobby project includes a collection of RTL codes, featuring components such as flip-flops, adders, latches, multiplexers, encoders, ALUs, counters, RAMs, ROMs, and more.

github.com

Technical Skills

Languages: Verilog · Assembly language · Embedded C

Hardware Design & Synthesis: Xilinx Vivado/ISE

Software Development: EDA Playground · Simulink · SciLab · AutoCad · KiCad

Development Boards: RowerQube 20251-A0 · ESP32 and cam module · Arduino UNO

Technologies/Frameworks: LT spice · Matlab · Arduino IDE

Major Courses

CMOS Digital VLSI design, IIT Roorkee

Power System Protection and Switchgear, IIT Roorkee

AutoCad Electric, Udemy

Major Activities

VLSI Conference 2026, VLSI Society of India

EE Summer School 2026, IISc bangalore

RTL Design and Verification using Verilog HDL, VLSI First

ElectroXcape Hackathon, MS Ramaiah University of Applied Science

Extra Curricular

Veena · Flute · Badminton · Football · Shilambum · Karate