

Name: Padmanathan Kannan

Student ID: 1002011190

Date Submitted: 05-02-2023

CSE 5357

Advanced Digital Logic Design

Spring Semester 2023

Assignment 8 Term Project – Eight-Bit, Four-Function Calculator

Requirements Summary:


The goal is to create a calculator with four functions by utilizing the Arithmetic Unit, Output Unit, Input Unit, and Control Unit. Users must enter inputs using a 4 x 4 KeyPad, where non-negative numbers should be entered in decimal sign-magnitude, and blank should be used for the sign. Leading zeros are optional. Meanwhile, negative numbers must be in decimal sign-magnitude, and * should be used for the sign followed by the magnitude with leading zeros.

Inputs consist of up to three magnitude digits and a sign. Pressing key 0 clears the calculator. To capture operand A, press the corresponding key on the keypad. Enter the operation and operand by pressing A, B, C, or D. To capture operand B, repeat the process and press the # key to start the operation. Clear Entry function is accessible via Key1.


Upon entry, operands should be displayed on the DE10 seven-segment displays in decimal sign-magnitude format (HEX5, HEX4, HEX3, HEX2, HEX1, and HEX0). Once calculations are complete, results should also be displayed in decimal sign-magnitude on the same displays. Non-negative results should appear without a sign and leading zeros, while negative results must have a minus sign (-) followed by the magnitude with or without leading zeros. LEDR9 should light up to indicate overflow in operations. A finite state machine generates the control signals.

Organization Diagram:


1) Top Level:




2) Input Unit:



3) Output Unit:




4) Arithmetic Unit:



Control Unit i/o and Diagrams:

1) Flow Diagram:




2) i/o:

The i/o of finite state machine are **input** clock,clearall,clearentery,add,sub,mult,div,Done,enter, **output** LoadA,LoadB,Loadresult,LoadOU,IUAU,start.

The i/o of top module are **input** enter_top, clock_top, add_subtract_top,clear_top, **input** [3:0] row_top, **output**[3:0] col_top,**output** [6:0] hex0, hex1, hex2, hex3, **output** sign.


Verilog Code:

Top module and Control Unit:




The screenshot shows the Quartus Prime Lite Edition interface with the Verilog code for the top module and control unit. The code is as follows:

```
1 module Assignment_8_5 (input enter_top,
2   clock_top,
3   add_subtract_top,
4   clear_top,
5   input add_sub, mul, div, equ,
6   input [1:0] row_top,
7   output [0] col_top,
8   output [5:0] hex0, hex1, hex2, hex3,
9   output sign);
10
11 wire [7:0] input_unit_out, arithmetic_unit_out, mux_out;
12 wire clock_slow, edge_out, iu_Au, Lnk, LNb, LNR, LNOU;
13 wire add_tmp, sub_tmp, equ_tmp;
14 wire add1, sub1, mul1, div1, equ1;
15
16
17 clock_div #(12,2500000) clock_div_inst
18 (
19   .clk(clock_top), // input clk_sig
20   .reset(~clear_top), // input reset_sig
21   .clk_out(clock_slow) // output clk_sig
22 );
23
24 EdgeDetect EdgeDetect (.in(enter_top),
25   .clock(clock_slow),
26   .out(edge_out));
27
28 finite_state finite_state (.clear(clear_top),
29   .enter(edge_out),
30   .add(add1),
31   .sub(sub1),
32   .mul(mul1),
33   .div(div1),
34   .equ(equ1),
35   .ldA_cu_t(LnA),
36   .ldB_cu_t(LNb),
37   .equ(LNR),
38   .reset_cu_t(LNOU),
39   .LNOU(LNOU));
40
41 input_unit input_unit (.clk(clock_slow),
42   .reset(clear_top),
43   .row_top(row_top),
44   .col_top(col_top),
45   .out(input_unit_out));
```





The screenshot shows the Quartus Prime Lite Edition interface with the Verilog code for the arithmetic unit and mux2_1 module. The code is as follows:

```
46   .out(input_unit_out),
47   .add(add1),
48   .sub(sub1),
49   .mul(mul1),
50   .div(div1),
51   .equ(equ1));
52
53 alu arithmetic_unit (.clk(clock_slow),
54   .in(input_unit_out),
55   .ldA_cu_t(LnA),
56   .ldB_cu_t(LNb),
57   .add(add),
58   .sub(sub),
59   .mul(mul),
60   .div(div),
61   .equ(equ),
62   .result(arithmetic_unit_out));
63
64
65 mux2_1(input_unit_out, arithmetic_unit_out, LNOU, mux_out);
66
67 output_unit calculatorOU(clock_top, mux_out, HEX0, HEX1, HEX2, HEX3, sign);
68
69 endmodule
70
71 // MUX
72 module mux2_1(input [7:0] in1, in2, input select, output [7:0] out);
73   assign out = select ? in2 : in1;
74 endmodule
75
76 // Edge Detector
77 module EdgeDetect( input in, clock,
78   output out);
79   reg in_delay;
80
81   always @ (posedge clock)
82     in_delay <= in;
83   assign out = in & ~in_delay;
84 endmodule
85
86
87
88
89
90
91
```





4 Function Arithmetic Unit:






Input Unit (Added the Add,Sub,Mul,Div logic to key A,B,C,D):






Output Unit (Updated to include 16 bit inputs and outputs):



Pin i/o Assignments:



Test Results Video Link:

<https://drive.google.com/file/d/1zQWUFONmdfbfuaPhDNyrYuMJfY7/view?usp=sharing>
g45671g

Note: If the above Google Drive Link says "Video is still processing. Try again later.", kindly download the video to watch it.