

Name: Padmanathan Kannan

Student ID: 1002011190

Date Submitted: 05-02-2023

CSE 5357

Advanced Digital Logic Design

Spring Semester 2023

Assignment 8 Term Project – Eight-Bit, Four-Function Calculator

Requirements Summary:


The goal is to create a calculator with four functions by utilizing the Arithmetic Unit, Output Unit, Input Unit, and Control Unit. Users must enter inputs using a 4 x 4 KeyPad, where non-negative numbers should be entered in decimal sign-magnitude, and blank should be used for the sign. Leading zeros are optional. Meanwhile, negative numbers must be in decimal sign-magnitude, and * should be used for the sign followed by the magnitude with leading zeros.

Inputs consist of up to three magnitude digits and a sign. Pressing key 0 clears the calculator. To capture operand A, press the corresponding key on the keypad. Enter the operation and operand by pressing A, B, C, or D. To capture operand B, repeat the process and press the # key to start the operation. Clear Entry function is accessible via Key1.


Upon entry, operands should be displayed on the DE10 seven-segment displays in decimal sign-magnitude format (HEX5, HEX4, HEX3, HEX2, HEX1, and HEX0). Once calculations are complete, results should also be displayed in decimal sign-magnitude on the same displays. Non-negative results should appear without a sign and leading zeros, while negative results must have a minus sign (-) followed by the magnitude with or without leading zeros. LEDR9 should light up to indicate overflow in operations. A finite state machine generates the control signals.

Organization Diagram:


1) Top Level:




2) Input Unit:



3) Output Unit:




4) Arithmetic Unit:



Control Unit i/o and Diagrams:

1) Flow Diagram:



2) i/o:

The i/o of finite state machine are **input** clock,clearall,clearentry,add,sub,mult,div,Done,enter, **output** LoadA,LoadB,Loadresult,LoadOU,IUAU,start.

The i/o of top module are **input** enter_top, clock_top, add_subtract_top,clear_top, **input** [3:0] row_top, **output**[3:0] col_top, **output** [6:0] hex0, hex1, hex2, hex3, **output** sign.

Verilog Code:

Top module and Control Unit:

```
Quartus Prime Lite Edition - E/ADL_Examples/Assignment_8_5/Assignment_8_5 - Assignment_8_5
File Edit View Project Assignments Processing Tools Window Help
Project Navigator Hierarchy Assignment_8_5 arithmetic_unit.v input_unit.v output_unit.v IP Catalog
MAX 10: 10M50DAF48AC7G
Assignment_8_5
  EdgeDetectorEdgeDetect
  adder_subtractor_arithmetic_unit
  output_unitcalculatorOU
  clock_divclock_div_inst
  mux2_1comb_4
  finite_statefinite_state
  input_unitinput_unit
  arithmetic_unit.v
  input_unit.v
  output_unit.v
  IP Catalog
  Installed IP
  Project Directory
    No Selection Available
  Library
    Base Functions
    DSP
    Interface Protocols
    Memory Interfaces and Controllers
    Processors and Peripherals
    University Program
  Search for Partner IP
Assignment_8_5 (input enter_top,
  clock_top,
  adder_subtract_top,
  clear_top,
  input add_sub_mux1_div,eqv,
  input add_sub_mux2_div,eqv,
  output [3:0] col_top,
  output [6:0] hex0_hex1_hex2_hex3,
  output sign);
  wire [7:0] input_unit_out, arithmetic_unit_out, mux_out;
  wire clock_slow, edge_out, IUAU_LIA_LNB_LNR_LN0U;
  wire add_tmp, sub_tmp, eqv_tmp;
  wire add1, sub1, mul1, div1, eqv1;
  wire [2:0] input_unit_out, arithmetic_unit_out, mux_out;
  wire [2:0] clock_div_in, clock_div_instant
  (.clk(clock_top), // input clk_sig,
  .rst(~clock_top), // input reset_sig,
  .clk_out(clock_slow) // output clk_out_sig
  );
  EdgeDetector EdgeDetect (.in(enter_top),
  .clock(clock_slow),
  .out(edge_out));
  finite_state finite_state(.clear(clear_top),
  .add(add1),
  .sub(sub1),
  .mul(mul1),
  .div(div1),
  .eqv(eqv1),
  .LIA(LIA),
  .LNB(LNB),
  .LNR(LNR),
  .LN0U(LN0U));
  input_unit input_unit (.clk(clock_slow),
  .reset(clear_top),
  .row_top(row_top),
  .col_top(col_top),
  .out(input_unit_out));
  arithmetic_unit.v
  input_unit.v
  output_unit.v
  IP Catalog
  All Find... Find Next
  Run TD Messages
  System Processing
  Ln 18 Col 42 Verilog HDL File 0% 00:00:00
  22:21 ENG IN 02-05-2023
```

```
Quartus Prime Lite Edition - E/ADL_Examples/Assignment_8_5/Assignment_8_5 - Assignment_8_5
File Edit View Project Assignments Processing Tools Window Help
Project Navigator Hierarchy Assignment_8_5 arithmetic_unit.v input_unit.v output_unit.v IP Catalog
MAX 10: 10M50DAF48AC7G
Assignment_8_5
  .out(input_unit_out),
  .add(add1),
  .sub(sub1),
  .mul(mul1),
  .div(div1),
  .eqv(eqv1);
  alu arithmetic_unit (.clk(clock_slow),
  .in(input_unit_out),
  .ida(LIA_CU_D),
  .idb(LNB_CU_D),
  .add(add1),
  .sub(sub1),
  .mul(mul1),
  .div(div1),
  .eqv(eqv1),
  .result(arithmetic_unit_out));
  mux2_1(input_unit_out, arithmetic_unit_out, LN0U, mux_out);
  output_unit calculatorOU(clock_top,mux_out,HEX0,HEX1,HEX2,HEX3,sign);
endmodule
// MUX
module mux2_1(input [7:0] in1, in2, input select, output [7:0] out);
  assign out = select ? in2 : in1;
endmodule
// Edge Detector
module EdgeDetect( input in, clock,
  output out);
  reg in_delay;
  always @ (posedge clock)
  begin
    in_delay <= in;
    assign out = in & ~in_delay;
  end
endmodule
  arithmetic_unit.v
  input_unit.v
  output_unit.v
  IP Catalog
  All Find... Find Next
  Run TD Messages
  System Processing
  Ln 63 Col 1 Verilog HDL File 0% 00:00:00
  22:21 ENG IN 02-05-2023
```

Quartus Prime Lite Edition - E/ADLD_Examples/Assignment_8_5/Assignment_8_5 - Assignment_8_5

```

entity arithmetic_unit
  port(
    input : in STD::UNSIGNED(15 downto 0);
    operation : in STD::UNSIGNED(1 downto 0);
    output : out STD::UNSIGNED(15 downto 0)
  );
end entity;

architecture arithmetic_unit_v of arithmetic_unit is
begin
  process is
    variable result : STD::UNSIGNED(15 downto 0);
    begin
      case(operation) is
        when 0 => result := input;
        when 1 => result := not(input);
        when 2 => result := input + 1;
        when 3 => result := input - 1;
        when 4 => result := input * 2;
        when 5 => result := input / 2;
        when 6 => result := input * 10;
        when 7 => result := input / 10;
        when 8 => result := input * 100;
        when 9 => result := input / 100;
        when 10 => result := input * 1000;
        when 11 => result := input / 1000;
        when 12 => result := input * 10000;
        when 13 => result := input / 10000;
        when 14 => result := input * 100000;
        when 15 => result := input / 100000;
        when 16 => result := input * 1000000;
        when 17 => result := input / 1000000;
        when 18 => result := input * 10000000;
        when 19 => result := input / 10000000;
        when 20 => result := input * 100000000;
        when 21 => result := input / 100000000;
        when 22 => result := adder_subtract(input, 1);
        when 23 => result := adder_subtract(input, -1);
        when 24 => result := adder_subtract(input, 10);
        when 25 => result := adder_subtract(input, -10);
        when 26 => result := adder_subtract(input, 100);
        when 27 => result := adder_subtract(input, -100);
        when 28 => result := adder_subtract(input, 1000);
        when 29 => result := adder_subtract(input, -1000);
        when 30 => result := adder_subtract(input, 10000);
        when 31 => result := adder_subtract(input, -10000);
        when 32 => result := adder_subtract(input, 100000);
        when 33 => result := adder_subtract(input, -100000);
        when 34 => result := adder_subtract(input, 1000000);
        when 35 => result := adder_subtract(input, -1000000);
        when 36 => result := adder_subtract(input, 10000000);
        when 37 => result := adder_subtract(input, -10000000);
        when 38 => result := adder_subtract(input, 100000000);
        when 39 => result := adder_subtract(input, -100000000);
        when 40 => result := adder_subtract(input, 1000000000);
        when 41 => result := adder_subtract(input, -1000000000);
        when 42 => result := adder_subtract(input, 10000000000);
        when 43 => result := adder_subtract(input, -10000000000);
        when 44 => result := adder_subtract(input, 100000000000);
        when 45 => result := adder_subtract(input, -100000000000);
        when 46 => result := adder_subtract(input, 1000000000000);
        when 47 => result := adder_subtract(input, -1000000000000);
        when 48 => result := adder_subtract(input, 10000000000000);
        when 49 => result := adder_subtract(input, -10000000000000);
      end case;
      output <= result;
    end process;
  end architecture;

```

4 Function Arithmetic Unit:

Quartus Prime Lite Edition - E/ADLD_Examples/Assignment_8_5/Assignment_8_5 - Assignment_8_5

```

entity arithmetic_unit
  port(
    input : in STD::UNSIGNED(15 downto 0);
    operation : in STD::UNSIGNED(1 downto 0);
    output : out STD::UNSIGNED(15 downto 0)
  );
end entity;

architecture arithmetic_unit_v of arithmetic_unit is
begin
  process is
    variable result : STD::UNSIGNED(15 downto 0);
    begin
      case(operation) is
        when 0 => result := input;
        when 1 => result := not(input);
        when 2 => result := input + 1;
        when 3 => result := input - 1;
        when 4 => result := input * 2;
        when 5 => result := input / 2;
        when 6 => result := input * 10;
        when 7 => result := input / 10;
        when 8 => result := input * 100;
        when 9 => result := input / 100;
        when 10 => result := input * 1000;
        when 11 => result := input / 1000;
        when 12 => result := input * 10000;
        when 13 => result := input / 10000;
        when 14 => result := input * 100000;
        when 15 => result := input / 100000;
        when 16 => result := input * 1000000;
        when 17 => result := input / 1000000;
        when 18 => result := input * 10000000;
        when 19 => result := input / 10000000;
        when 20 => result := input * 100000000;
        when 21 => result := input / 100000000;
        when 22 => result := adder_subtract(input, 1);
        when 23 => result := adder_subtract(input, -1);
        when 24 => result := adder_subtract(input, 10);
        when 25 => result := adder_subtract(input, -10);
        when 26 => result := adder_subtract(input, 100);
        when 27 => result := adder_subtract(input, -100);
        when 28 => result := adder_subtract(input, 1000);
        when 29 => result := adder_subtract(input, -1000);
        when 30 => result := adder_subtract(input, 10000);
        when 31 => result := adder_subtract(input, -10000);
        when 32 => result := adder_subtract(input, 100000);
        when 33 => result := adder_subtract(input, -100000);
        when 34 => result := adder_subtract(input, 1000000);
        when 35 => result := adder_subtract(input, -1000000);
        when 36 => result := adder_subtract(input, 10000000);
        when 37 => result := adder_subtract(input, -10000000);
        when 38 => result := adder_subtract(input, 100000000);
        when 39 => result := adder_subtract(input, -100000000);
        when 40 => result := adder_subtract(input, 1000000000);
        when 41 => result := adder_subtract(input, -1000000000);
        when 42 => result := adder_subtract(input, 10000000000);
        when 43 => result := adder_subtract(input, -10000000000);
        when 44 => result := adder_subtract(input, 100000000000);
        when 45 => result := adder_subtract(input, -100000000000);
        when 46 => result := adder_subtract(input, 1000000000000);
        when 47 => result := adder_subtract(input, -1000000000000);
        when 48 => result := adder_subtract(input, 10000000000000);
        when 49 => result := adder_subtract(input, -10000000000000);
      end case;
      output <= result;
    end process;
  end architecture;

```

Quartus Prime Lite Edition - E/ADLD_Examples/Assignment_8_5/Assignment_8_5 - Assignment_8_5

```

MAX IO: 10MSODAFA8AC7G
Assignment_8_5
  EdgeDetectorEdgeDetect
    adder_subtractor_arithmetic_unit
      output_unitcalculatorORU
      clock_divclock_div_inst
      mua2_1comb_4
      finite_statefinite_state
      input_unitinput_unit
        arithmetic_unit.v
        input_unit.v
        output_unit.v
  arithmetic_unit.v
  input_unit.v
  output_unit.v
  IP Catalog
  Installed IP
  Project Directory
  Library
  Basic Functions
  Interface Protocols
  Memory Interfaces and Controllers
  Processors and Peripherals
  University Program
  Search for Partner IP
  Tasks Compilation
  Task
  Compile Design
  Analysis & Synthesis
  Fitter (Place & Route)
  Assembler (Generate programming)
  Timing Analysis
  EDA Netlist Writer
  Edit Settings
  Program Device (Open Programmer)
  All Find... Find Next
  Run TD Messages
  System Processing
  Ln 62 Col 33 Verilog HDL File 0% 00:00:00
  22:24 ENG IN 02-05-2023
  
```

Input Unit (Added the Add,Sub,Mul,Div logic to key A,B,C,D):

```

MAX IO: 10MSODAFA8AC7G
Assignment_8_5
  EdgeDetectorEdgeDetect
    adder_subtractor_arithmetic_unit
      output_unitcalculatorORU
      clock_divclock_div_inst
      mua2_1comb_4
      finite_statefinite_state
      input_unitinput_unit
        arithmetic_unit.v
        input_unit.v
        output_unit.v
  arithmetic_unit.v
  input_unit.v
  output_unit.v
  IP Catalog
  Installed IP
  Project Directory
  Library
  Basic Functions
  Interface Protocols
  Memory Interfaces and Controllers
  Processors and Peripherals
  University Program
  Search for Partner IP
  Tasks Compilation
  Task
  Compile Design
  Analysis & Synthesis
  Fitter (Place & Route)
  Assembler (Generate programming)
  Timing Analysis
  EDA Netlist Writer
  Edit Settings
  Program Device (Open Programmer)
  All Find... Find Next
  Run TD Messages
  System Processing
  Ln 62 Col 33 Verilog HDL File 0% 00:00:00
  22:24 ENG IN 02-05-2023
  
```

Quartus Prime Lite Edition - E/ADLD_Examples/Assignment_8_5/Assignment_8_5 - Assignment_8_5

```

MAX IO: 10MSODAFA8AC7G
Assignment_8_5
  EdgeDetectorEdgeDetect
    adder_subtractor_arithmetic_unit
      output_unitcalculatorORU
      clock_divclock_div_inst
      mua2_1comb_4
      finite_statefinite_state
      input_unitinput_unit
        keypad_input keypad_input_out;
        wire [15:0] keypad_input_out; // a variable to hold/transfer keypad_input module's 16 bit output
        wire [7:0] bcd_bin_out; // a variable to hold/bcd_bin module's output
        // use case here keypad_decoder use Flags
        keypad_input keypad_input (.clk(clk),
          .reset(reset),
          .row(row_top),
          .col(col_top),
          .out(keypad_input_out),
          .add(add),
          .sub(sub),
          .mul(mul),
          .div(div),
          .equ(equ));
        BCD2BinarySM BCD2BinarySM (.BCD(keypad_input_out),
          .binarySM(bcd_bin_out));
        sign_mag_to_2s_comp sign_mag_to_2s_comp (.sign_mag(bcd_bin_out),
          .two_comp(out));
        endmodule
  Tasks Compilation
  Task
  Compile Design
  Analysis & Synthesis
  Fitter (Place & Route)
  Assembler (Generate programming)
  Timing Analysis
  EDA Netlist Writer
  Edit Settings
  Program Device (Open Programmer)
  All Find... Find Next
  Run TD Messages
  System Processing
  Ln 10 Col 38 Verilog HDL File 0% 00:00:00
  22:26 ENG IN 02-05-2023
  
```

Quartus Prime Lite Edition - E/ADLD_Examples/Assignment_8_5/Assignment_8_5 - Assignment_8_5

```

MAX IO: 10M50DAF48AC7G
Assignment_8_5.v
arithmetic_unit.v
input_unit.v
output_unit.v

EntitiyInstance
Assignment_8_5
  module keypad_decoder #(parameter BASE = 10)(input [3:0] row,
                                             input [3:0] col,
                                             output reg [3:0] value,
                                             output reg valid,
                                             output reg add,sub,mul,div,eq);
    begin
        if (BASE == 10)
        begin
            case ({row, col})
                2'b0000: begin value = 0; end
                2'b0001: begin value = 1; end
                2'b0010: begin value = 2; end
                2'b0011: begin value = 3; end
                2'b0100: begin value = 4; end
                2'b0101: begin value = 5; end
                2'b0110: begin value = 6; end
                2'b0111: begin value = 7; end
                2'b1000: begin value = 8; end
                2'b1001: begin value = 9; end
                2'b1010: begin value = 10; end
                2'b1011: begin value = 11; end
                2'b1100: begin value = 12; end
                2'b1101: begin value = 13; end
                2'b1110: begin value = 14; end
                2'b1111: begin value = 15; end
                default: begin value = 0; end
            endcase
        end
        else begin
            value = 0; valid = 0; // Invalid Base
        end
    end
endmodule

```

Output Unit (Updated to include 16 bit inputs and outputs):

Quartus Prime Lite Edition - E/ADLD_Examples/Assignment_8_5/Assignment_8_5 - Assignment_8_5

```

MAX IO: 10M50DAF48AC7G
Assignment_8_5
  module output_unit_test(input clk, rst,
                         output [15:0] A,
                         output [16:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5,
                         output [19:0] Rout);
    wire [15:0] B;
    wire [15:0] C;
    wire [19:0] Rout;
    assign ONES      = Rout[7:0];
    assign TENS     = Rout[7:4];
    assign HUNDREDS = Rout[11:8];
    assign THOUSANDS = Rout[15:12];
    assign TEN_THOUSANDS = Rout[19:16];
    two_comp T1 (A,B);
    binary2bcd b1 (B,Rout);
    binary2seven hex0(ONES, HEX0);
    binary2seven hex1(TENS, HEX1);
    binary2seven hex2(HUNDREDS, HEX2);
    binary2seven hex3(THOUSANDS, HEX3);
    binary2seven hex4(TEN_THOUSANDS, HEX4);
    always @ (posedge clk) begin
        if (A[15] == 1'b1) sign <= 1'b0;
        else sign <= 1'b1;
    end
    assign HEX5[0] = sign;
endmodule
module ha (input a,b,output s, cout);
    assign s = a'b;
    assign cout = a&b;
endmodule
module two_comp_sign_mag (input [15:0] a, output [15:0] b);
    wire [15:0] c;
endmodule

```

Pin i/o Assignments:

The screenshot shows the Quartus Prime Lite Edition interface with the project 'Assignment_8_5' open. The main window displays a table titled 'Assignment Editor' under the 'Assignment_8_5.v' tab. The table lists pin assignments from 11 to 38. The columns are: #, From, To, Assignment Name, Value, Enabled, Entity, Comment, and Tag. The 'Entity' column shows locations such as PIN_C15, PIN_C16, PIN_E16, PIN_D17, PIN_B20, PIN_A20, PIN_B19, PIN_A21, PIN_B21, PIN_C22, PIN_B22, PIN_F21, PIN_E22, PIN_E21, PIN_C19, PIN_C20, PIN_D19, PIN_E17, PIN_A8B, PIN_AB7, PIN_AB6, PIN_AB5, PIN_AA12, PIN_AA11, PIN_Y10, PIN_AB9, and PIN_P11. Most pins are assigned to hex0[2] through hex3[6]. The 'Enabled' column shows 'Yes' for most pins. The 'Entity' column is shaded grey for pins 11-27 and 31-38. The 'Comment' and 'Tag' columns are empty. On the left, the 'Project Navigator' shows the hierarchy and tasks for the project. On the right, the 'IP Catalog' is visible.

#	From	To	Assignment Name	Value	Enabled	Entity	Comment	Tag
11	hex0[2]					PIN_C15	Yes	
12	hex0[3]					PIN_C16	Yes	
13	hex0[4]					PIN_E16	Yes	
14	hex0[5]					PIN_D17	Yes	
15	hex2[0]					PIN_B20	Yes	
16	hex2[1]					PIN_A20	Yes	
17	hex2[2]					PIN_B19	Yes	
18	hex2[3]					PIN_A21	Yes	
19	hex2[4]					PIN_B21	Yes	
20	hex2[5]					PIN_C22	Yes	
21	hex2[6]					PIN_B22	Yes	
22	hex3[0]					PIN_F21	Yes	
23	hex3[1]					PIN_E22	Yes	
24	hex3[2]					PIN_E21	Yes	
25	hex3[3]					PIN_C19	Yes	
26	hex3[4]					PIN_C20	Yes	
27	hex3[5]					PIN_D19	Yes	
28	hex3[6]					PIN_E17	Yes	
29	row_top[0]					PIN_A8B	Yes	
30	row_top[1]					PIN_AB7	Yes	
31	row_top[2]					PIN_AB6	Yes	
32	row_top[3]					PIN_AB5	Yes	
33	col_top[0]					PIN_AA12	Yes	
34	col_top[1]					PIN_AA11	Yes	
35	col_top[2]					PIN_Y10	Yes	
36	col_top[3]					PIN_AB9	Yes	
37	clock_top					PIN_P11	Yes	
38	<<new>>	<<new>>	<<new>>					

Test Results Video Link:

<https://drive.google.com/file/d/1zQWUFONmdfbfuaPhDNyrYuMJfY7/view?usp=sharingg45671g>

Note: If the above Google Drive Link says "Video is still processing. Try again later.", kindly download the video to watch it.