Xeon Phi Performance Optimization

Table of Contents

Scal	ability	1
Wor	kload Balance	1
Barı	riers	1
False	e Sharing	1
Vect	orization	1
5.1	Array notation	1
5.2	Elemental functions	1
5.3	Directives and pragmas	1
Men	nory and cacheing	1
6.1	Addressing	1
6.2	Prefetching	1
6.3	Blocking	1
6.4	Tiling	1
6.5	Bandwidth	1
	Worn Barri False Vect 5.1 5.2 5.3 Men 6.1 6.2 6.3 6.4	5.2 Elemental functions 5.3 Directives and pragmas Memory and cacheing 6.1 Addressing 6.2 Prefetching 6.3 Blocking 6.4 Tiling

- 1 Scalability
- 2 Workload Balance
- 3 Barriers
- 4 False Sharing
- 5 Vectorization
- 5.1 Array notation
- 5.2 Elemental functions
- 5.3 Directives and pragmas
- 6 Memory and cacheing
- 6.1 Addressing
 - Code runs best when data are accessed in sequential address-order from memory. In many cases, data structure transformation from AoS (array of structures) to SoA (structure of arrays) is needed for this.

• Consider accessing data1 and data2 in a loop:

```
for (...) {
    ... AoS[i].data1;
}
    for (...) {
    ... SoA.data1[i];
}
```

- Note that there are many fields in AoS (e.g. data1 through data100), the distance between AoS[0].data1 and AoS[1].data1 is at least 100 integers apart. We cannot exploit the cache in this case.
- However, consider the following case:

```
for (...) {
    ... AoS[i].data1;
    ... AoS[i].data2;
    ...
    ... AoS[i].data100;
}
```

Check which of AoS and SoA would be better.

6.2 Prefetching

• Consider:

```
for (...) {
    s = data1[i];
    t = data2[i];
    ...
    ... = s + t;
}
```

- The instruction for s + t has to wait inside the pipeline until data1 and data2 values are read in.
- Intel compiler performs prefetching but users can give pragmas/directives or use intrinsic commands to specify it (if statically calculable).
- Prefetches typically should be for a future iteration of the loop, not the current iteration of the loop.
- 6.3 Blocking
- 6.4 Tiling
- 6.5 Bandwidth