

## Modem Design: UVM-to-UVMA Migration: Update #3

### Contents

<b>1</b>	<b>Overview</b>	<b>2</b>
1.1	Target files	2
1.2	Code organization	3
1.2.1	TB	3
1.2.2	DUT	4
<b>2</b>	<b>Migration Steps</b>	<b>4</b>
2.1	STEP #1: From signal-based to transaction-based	4
2.1.1	Action items	4
2.1.2	Notes	4
2.2	STEP #2: Clean-up common interface	4
2.2.1	Action items	4
2.2.2	Notes	5
2.3	STEP #3: Split S-interface and H-interface	5
2.3.1	Action items	5
2.3.2	Notes	6
2.4	STEP #4: Performance Optimization	6
2.4.1	Action items	6
<b>3</b>	<b>Common Interface: common_intf.sv</b>	<b>6</b>
3.1	CODE	6
3.2	Details	9
<b>4</b>	<b>INTERFACES</b>	<b>9</b>
4.1	demod_4g_intf.sv	9
4.2	symbproc4gc_intf.sv	9
4.3	rx_intf.sv	12
<b>5</b>	<b>DRIVERS</b>	<b>12</b>
5.1	sec_rxf_driver.sv	12
<b>6</b>	<b>MONITORS</b>	<b>17</b>
6.1	base_lib_mon.sv	17
6.1.1	collect_type0	17
6.1.2	collect_type1	21
6.2	symbproc4gc_mon.sv	21
<b>7</b>	<b>SEQUENCES</b>	<b>21</b>
7.1	demod_4g_vseq_lib.sv	21
<b>8</b>	<b>REGISTER LAYER CLASSES</b>	<b>21</b>

<b>9</b>	<b>CHECKERS</b>	<b>21</b>
9.1	NonCol_Compare.inc	21
9.1.1	compare_noncol_ch	21
9.1.2	compare_noncol_out	26
9.1.3	compare_noncol_y	26
9.2	Pbch_compare.inc	26
9.3	ce_pp_compare.inc	26
9.4	ce_y_compare.inc	26
9.5	compare_ToneMapper.inc	26
9.6	fft_checker.inc	26
9.7	pdp_checker.inc	26

## 1 Overview 1

### 1.1 Target files 2

The following files are chosen by Yungi Um for migration. (files in **RED** are available in VCAD chamber) 3

- **Common interface:** 4
  - **sec\_modem/lib/common/common\_intf.sv** 5
- **Interfaces:** 6
  - **sec\_modem/lib/rxf/rxf\_intf.sv** 7
  - sec\_modem/lib/symbproc4g/symbproc4g\_intf.sv 8
  - **sec\_modem/lib/symbproc4gc/symbproc4gc\_intf.sv** 9
  - **sec\_modem/lib/demod\_4g/demod\_4g\_intf.sv** 10
  - sec\_modem/lib/ifrgen/ifrgen\_intf.sv 11
  - sec\_modem/lib/dm/dm\_intf.sv 12
  - uvc/sec\_dm/v201408/sv/sec\_dm\_intf.sv 13
  - uvc/sec\_demod/v201408/sv/sec\_demod\_intf.sv 14
  - uvc/sec\_rxf/v201408/sv/sec\_rxf\_intf.sv 15
- **Interface instantiations:** 16
  - sec\_modem/tb/top/intf\_inst.sv 17
- **Drivers:** 18
  - **uvc/sec\_rxf/v201408/sv/sec\_rxf\_driver.sv** 19
- **Monitors:** 20
  - **sec\_modem/lib/common/base\_lib\_mon.sv** 21
  - **sec\_modem/lib/symbproc4gc/symbproc4gc\_mon.sv** 22
- **Sequences:** 23
  - uvc/sec\_modem/lib/rxf/rxf\_{seq,vseq}\_lib.sv 24
  - uvc/sec\_modem/lib/symbproc4g/symbproc4g\_{seq,vseq}\_lib.sv 25
  - uvc/sec\_modem/lib/symbproc4gc/symbproc4gc\_{seq,vseq}\_lib.sv 26
  - **uvc/sec\_modem/lib/demod\_4g/demod\_4g\_{seq,vseq}\_lib.sv** (only seq\_lib given) 27

– uvc/sec_modem/lib/dm/dm_{seq,vseq}_lib.sv	28
– uvc/sec_modem/lib/ifrgn/ifrgen_{seq,vseq}_lib.sv	29
• Checkers:	30
– checkers/demod_4g/NonCol_Compare.inc	31
– checkers/demod_4g/compare_fdi.inc	32
– checkers/demod_4g/Pbch_Compare.inc	33
– checkers/demod_4g/compare_iw_rcal_done.inc	34
– checkers/demod_4g/ce_pp_compare.inc	35
– checkers/demod_4g/compare_mmsewg.inc	36
– checkers/demod_4g/ce_y_compare.inc	37
– checkers/demod_4g/compare_tdi.inc	38
– checkers/demod_4g/compare_ToneDemapper.inc	39
– checkers/demod_4g/drs_dmrs_ext.inc	40
– checkers/demod_4g/compare_chbridge_mimoout.inc	41
– checkers/demod_4g/fdagc_checker.inc	42
– checkers/demod_4g/compare_chbridge_mimooutCCD.inc	43
– checkers/demod_4g/fft_checker.inc	44
– checkers/demod_4g/compare_chbridge_mimooutCCDHICH.inc	45
– checkers/demod_4g/front_out_checker.inc	46
– checkers/demod_4g/compare_chbridge_mimooutPBCH.inc	47
– checkers/demod_4g/pdp_checker.inc	48
– checkers/demod_4g/compare_chbridge_pdcch_llr.inc	49
– checkers/demod_4g/sinr_checker.inc	50
– checkers/demod_4g/compare_csi_postproc.inc	51
– checkers/demod_4g/tc_checker.inc	52
– checkers/demod_4g/compare_csi_preproc.inc	53

## 1.2 Code organization

The following “initial” code organization is assumed.

### 1.2.1 TB

module incr_top;	57
//‘include "env_intf_inst.sv"	58
intf intf(.nReset(top.nReset), .SystemClock(top.SystemClock, .*);	59
	60
// interface instantiations	61
// interface could be instantiated either in DUT or TB initially;	62
// if instantiated inside DUT, should be set as dutexcl to map it to SW	63
// initially; eventually, H-interface portion of rxf_intf will be mapped	64
// to HW	65
rx_intf rxf_intf(.nReset(top.nReset),	66

```

        .SystemClock(top.SystemClock),
        .clk(top.clkrst_if.clk245),
        .clkx2(top.clkrst_if.clk245),
        .clkx4(top.clkrst_if.clk245),
        .reset_n(top.clkrst_if.rsn));
    initial begin
        uvm_config_db#(virtual intf)::set(null, "uvm_test_top.*", "vintf",
            incr_top.intf);
    end
endmodule

```

## 1.2.2 DUT

```

module top;
    // clock/reset interface
    clkrst_intf clkrst_if(...);

    // DUT wrapper
    dut dut;
endmodule
module dut;
    Modem A_Modem;
endmodule
module A_Modem
endmodule

```

## 2 Migration Steps

### 2.1 STEP #1: From signal-based to transaction-based

#### 2.1.1 Action items

- Move all tasks used inside DRIVER and MONITOR into interfaces. In particular,
  - drive\_transfer task should be moved out of DRIVER class and put inside target SV interface
    - \* See SECTION 5:STEP#1, for details.
  - collect\_type0 and collect\_type1 task should be moved out of MONITOR class and put inside target SV interface
    - \* See SECTION 6:STEP#1, for details.

#### 2.1.2 Notes

- At this point, no need to worry about synthesizability, since the SV interface will be still in SW-space. If the interface, say sec\_rxf\_intf is instantiated under DUT (or we can still leave them under INCR\_TOP), then we should map it to SW by providing IXCOM option +dutexcl+sec\_rxf\_intf.

### 2.2 STEP #2: Clean-up common interface

#### 2.2.1 Action items

- COMMON\_INTF: Split common\_intf.sv into two parts: common\_intf\_S.sv and common\_intf\_H.sv.

– <code>common_intf_S.sv</code> will contain all objects which is non-synthesizable or is non-essential for DUT computation or checking	107
– <code>common_intf_H.sv</code> will contain all objects which are actually driven DUT and will be used inside DUT (especially for checking, etc.)	108
– all SV interfaces which include <code>common_intf.sv</code> must be changed so that they will include both <code>common_intf_H.sv</code> and <code>common_intf_S.sv</code> .	109
* See SECTION 3, for details.	110
• <b>CHECKERS:</b> Move checkers into DUT	111
	112
<b>2.2.2 Notes</b>	113
• Entire checker module should be included into DUT. Moving checkers into DUT is a good exercise for STEP #3 and #4. Also, would give good introduction how to make non-synthesizable module into PXP HW.	114
• After STEP #2, HW-run MUST pass.	115
<b>2.3 STEP #3: Split S-interface and H-interface</b>	116
<b>2.3.1 Action items</b>	117
• <b>STEP #3.1: Split interfaces:</b> Now, each actual interface should be split into S-interface and H-inteface. For example, <code>rxf_intf.sv</code> should be split into <code>rxf_intf_S.sv</code> and <code>rxf_intf_H.sv</code> .	118
– First, for each signal defined in SV interface, decide where to put it: HW ( <code>rxf_intf_H</code> ) or SW ( <code>rxf_intf_S</code> )	119
– Next, for each process (INITIAL or ALWAYS) and task/function, decide where to put it: HW ( <code>rxf_intf_H</code> ) or SW ( <code>rxf_intf_S</code> )	120
* Some process touches both signals in HW ( <code>rxf_intf_H</code> ) and signals in ( <code>rxf_intf_S</code> ).	121
* Then, such process need to be rewritten so that it will be split into two parts: HW-part, and SW-part.	122
* Also, some logic may need to be inserted to connect the HW-part of the process and SW-part of the process.	123
– <code>rxf_intf_H.sv</code> will be compiled by IXCOT (in DUT compilation)	124
* But still, we will map <code>rxf_intf_H</code> into SW since it will still contain nonsynthesizable constructs	125
* <code>rxf_intf_H</code> interface should only include <code>common_intf_H.sv</code>	126
– <code>rxf_intf_S.sv</code> will be compiled by IES (in TB compilation)	127
* <code>rxf_intf_S</code> interface should only include <code>common_intf_S.sv</code>	128
• <b>STEP #3.2: Remove non-synthesizable constructs from H-interfaces:</b>	129
– All uses of non-synthesizable objects in H-interface (e.g. queues, dynamic arrays, etc.) should be remodeled using synthesizable objects.	130
– After this SUBSTEP, remove all <code>+dutexcl+&lt;intf&gt;</code> options. Make sure IXCOT compilation works and all H-interfaces are mapped to HW. HW-run or SW-run would not pass since we haven't connected S-interface and H-inteface yet.	131
• <b>STEP #3.3: Connect S-interface with H-interface using DPIMAP:</b>	132
– After H-interfaces are mapped to HW, even SW-run would not pass. To make this pass, we need to bridge two using DPIMAP.	133
– Also, any memory transfer should be modified to use <code>dpiMap::put/getBytes()</code> function calls.	134

### 2.3.2 Notes

- After STEP #3.1, HW-run MUST pass.
- After STEP #3.2, SW-run MUST pass.
- After STEP #3.3, HW-run MUST pass.

## 2.4 STEP #4: Performance Optimization

### 2.4.1 Action items

- Iteration: profiling and performance optimization.

## 3 Common Interface: common\_intf.sv

Common interface objects defined in `common_intf.sv` can be classified into two: a) objects to put into HW and b) objects to put into SW.

For example, `check_data` which are bound to actual DUT signals should be put into HW for performance. If we put it in SW, every time the corresponding DUT signal changes, the value change should be propagated to `check_data` which is sitting in SW. However, some objects should be put into SW either because they cannot be synthesized in HW (e.g. strings) or they actually are not needed for DUT computation – `check_int_key_name` appears to fall into this category.

**NOTE: From now on, when a code is displayed, the following color coding is used.**

- **RED** means that the code should be put into HW for performance
- **BLUE** means that the code should be put in SW, either because it's non-synthesizable or there's little benefit in putting it to HW.
- **GREEN** means that it's not clear where to put the code.
- **BOLD** comments were added by Cheoljoo and comments in normal font is original comment in the code.

### 3.1 CODE

```
// (i) PULSE GEN
// - Q: what is the purpose of this pulse signal? also, where are the loads of this signal?
//      why vclk?
bit vclk;
always #2 vclk = ~vclk;
`define INT_PULSE_GEN(NAME, SRC) \
    bit r`NAME; \
    always @ (posedge vclk) r`NAME <= SRC; \
    wire NAME`Pulse = SRC&~r`NAME;

// (ii) METAINFO of REFERENCE (GOLDEN) DATA: filled up from FILE at time 0 and compared against
//      DUT-generated data later
// - it appears that following BLUE code are mostly for logging purpose and put only into q
//      SW-side (e.g. S-interface) and access them only from SW-side
// - there are MAX_CHECK_NUM check points, where each check point is specified by a single file
// - MAX_CHECK_NUM is an interface parameter
string check_point_name[MAX_CHECK_NUM];

// the reference file name
string check_ref_file_name[MAX_CHECK_NUM];
```

```

184 // reference file type (0: 1 column, non zero: 2 columns)
185 // 1: (i,q) pair
186 // 2: (addr,data) pair
187 int check_ref_file_type[MAX_CHECK_NUM];
188
189 // reference file existence
190 int check_ref_file_exists[MAX_CHECK_NUM];
191
192 // reference data size (only for collect_type1)
193 int check_ref_data_max_num[MAX_CHECK_NUM];
194 initial foreach (check_ref_data_max_num[i]) check_ref_data_max_num[i] = -1;
195
196 // key information to extract reference data from file
197 string check_int_key_name[MAX_CHECK_NUM][$];
198 int check_int_key_value[MAX_CHECK_NUM][$];
199 string check_str_key_name[MAX_CHECK_NUM][$];
200 string check_str_key_value[MAX_CHECK_NUM][$];
201
202
203 // (iii) CHECK_CLOCK: used to clock checking processes, etc.
204 // - driven from DUT (Q: can you confirm?)
205 // - used in TB; uses of CHECK_CLOCK are:
206 // . MONITOR code uses this clock to fetch one DUT output item, which is put into a queue
207 // inside a transaction
208 // . for updating CHECK_REF_DATA_IDX inside a process in interfaces, (CHECK_REF_DATA_IDX
209 // value is eventually used inside MONITOR code, to number DUT output item
210 // clock used for capturing the sample
211 logic check_clk[MAX_CHECK_NUM];
212
213 // Q: when CHECK_CLK_SKIP_NUM is NOT 0, where do we get the non-0 value?
214 // - is it a constant or value is read from a file?
215 // number of clocks we should skip after capturing the sample (usually 0)
216 int check_clk_skip_num[MAX_CHECK_NUM];
217
218 // (iv) CHECK_START: indicates that now DUT emits outputs that need to be checked
219 // - driven from DUT
220 // - on CHECK_START, TB code will populate parameters of the given check point.
221 // . after parameters are set, CHECK_PARAM_SET_END will be set
222 // - MONITOR code (collect_type) waits for CHECK_START and CHECK_PARAM_SET_END, and then
223 // start to fetch DUT output item one by one into transaction
224 // signal indicating the start of the related logic (once or multiple times throughout simulation)
225 // if we use multiply-generated start signal, should use "collect_type0" function at monitor.
226 // else if we use one-time-generated start signal, should use "collect_type1" function at monitor.
227 logic check_start[MAX_CHECK_NUM];
228
229 // (v) CHECK_DATA_EN: level signal which is asserted while DUT generates output items
230 // - processes clocked on CHECK_CLK are guarded by this
231 // in-time data enable signal used for capturing the sample
232 logic check_data_en[MAX_CHECK_NUM];
233
234

```

```

// (vi) CHECK_DATA: actual DUT output items
// - driven through XMR
// DUT signal to be captured
logic [127:0] check_data[MAX_CHECK_NUM];
logic [127:0] check_data_i[MAX_CHECK_NUM];
logic [127:0] check_data_q[MAX_CHECK_NUM];

// (vii) CHECK_MASK
// - mostly constant value (driven through cont asgn
// - only read by TB (in collect_type in MONITOR)
// - Q: can you confirm that it's only used in collect_type task?
// this is used for masking the invalid bit within 128-bit.
logic [127:0] check_mask[MAX_CHECK_NUM];

// (viii) CHECK_REF_DATA_IDX: during checking, multiple output items to be checked are
// generated by DUT, this index is used to number them
// - typically initialized to 0 on CHECK_START
// - incremented by 1 on CHECK_CLOCK edge iff CHECK_DATA_EN
// - only used in collect_type task in MONITOR code
// - still, better to update this value in HW since the update logic is clocked;
// if we update this value in SW, we need to stop on every CHECK_CLK posedge
// symbol index within key group in testvector synchronizing with the currently being
// captured DUT data
int check_ref_data_idx[MAX_CHECK_NUM];

// (ix) CHECK_DONE: opposite of CHECK_START
// - used to indicate the end of one CHECK BURST
// - see collect_type0 code in MONITOR how it's used
// - for performance, we better put this to HW; for details, see section on MONITOR
// if some burst processing has its start-done pair, we should describe its done signal.
// this is only valid when multiple start signals exist ("collect_type0")
logic check_done[MAX_CHECK_NUM];

// if some burst processing generates multiple done signals at a single start signal,
// we should define the number of done signal.
// this is only valid when multiple start signals exist ("collect_type0")
int check_done_num[MAX_CHECK_NUM];

// (x) CHECK_PARAM_SET_END
// - on CHECK_START, some SW-code for inserting "markers", which marks the beginning of new
// check data is inserted
// - CHECK_PARAM_SET_END is triggered to tell such insertion is finished
// - after CHECK_PARAM_SET_END (and CHECK_START) actually, collecting begins
// we should trigger this event, when we finish setting all parameters of checking point.
// this starts monitor to capture the samples.
event check_param_set_end[MAX_CHECK_NUM];

// (xi) CHECKER_ON: looks like another guard which enables/disables CHECKING
bit checker_on;
// this indicates whether this block is enabled.
// we trigger on at body task of monitor.

```



```

// (xi) TEST_ON
// - Q: what is this for?
// - Q: why is the value set after #5000?
// - if we need to put this to HW, may be need to remodel as in:
//   S_intf: initial #5000ns H_intf.set_test_on();
//   H_intf: function void set_test_on; test_on = checker_on; endfunction
bit test_on;
// this indicates whether reset is released.
initial #5000ns test_on = checker_on;

```

### 3.2 Details

- **STEP #1:** Split `common_intf.sv` into two: one for SW-side, the other for HW-side

1. Create two files: `common_intf_S.sv` and `common_intf_H.sv`.

```
// common_intf_S.sv
```

2. Change the original `common_intf.sv` file.

```

#include "common_intf_S.sv"
#include "common_intf_H.sv"

```

- **STEP #2:** No further steps needed for this file. Later, when we split an actual interface into S-interface and H-interface, we can have S-interface include `common_intf_S.sv` and have H-interface include `common_intf_H.sv`.

## 4 INTERFACES

Interfaces contain objects and processes. For acceleration, we need to split the set of objects and processes into two: one for HW and the other for SW. For this, remodeling may be needed. Also, code which bridges between HW and SW objects/processes may need to be added.

### 4.1 demod\_4g\_intf.sv

- This interface is mostly empty.

### 4.2 symbproc4gc\_intf.sv

- **SETUP:**

- There are 49 check items: Check [0] through Check [48].
- For each check item there are code which performs following (consider Check [0] for example):

```

// binds real 'DUT signals' to 'generic' interface signals; should be put into HW
- Q: Can you confirm sp4gc_Clk245, sp4gc_BchStrt are DUT signals? How are they driven?
    In a continuous assignment such as "assign sp4gc_Clk245 = dut.x.clk"?
assign check_clk[0] = sp4gc_Clk245;
initial check_ref_file_name[0] = $sformatf("lspcch_dscr_a0301_in.txt");
assign check_start[0] = sp4gc_BchStrt;
assign check_clk_skip_num[0] = 0;
assign check_data_en[0] = sp4gc_BchDataEn;
assign check_mask[0] = 6'h3f;
assign check_done_num[0] = 1;

```

```

assign check_done[0]          = sp4gc_WagWrDone;          325
assign check_data[0]          = sp4gc_BchData;            326
                                                            327
// most of the following code should be executed in SW space; either  328
// i) can be transformed into                                     329
//     always @(posedge check_start[0] iff checker_on)          330
//     do_check_param_set(HenbTtiOn, ...);                      331
//     where do_check_param_set is defined in SW (say, common_intf_sw.sv) 332
// or                                                            333
// ii) just put the entire process into S-interface and set check_start, checker_on, 334
//     sp4gc_* signals as export_read. If value changes are frequent on these signals, 335
//     i) would be more efficient.                               336
always@(posedge check_start[0] iff checker_on)              337
begin                                                        338
    if(sp4gc_PbchDecOn&&sp4gc_start_cnt==0)                  339
        check_ref_data_idx[0] = 0;                           340
        check_int_key_name[0].delete();                       341
        check_int_key_value[0].delete();                      342
        check_str_key_name[0].delete();                       343
        check_str_key_value[0].delete();                      344
                                                            345
    if (sp4gc_EicicOn) begin                                  346
        check_point_name[0] = $sformatf("lspcch_a0301_in_bch (for Regen)"); 347
    end else if (HenbTtiOn) begin                             348
        check_point_name[0] = $sformatf("lspcch_a0301_in_bch (for Henb)"); 349
    end else begin                                            350
        check_point_name[0] = $sformatf("lspcch_a0301_in_bch"); 351
    end                                                        352
                                                            353
    if (sp4gc_EicicOn) begin                                  354
    end else begin                                             355
        if (HenbTtiOn) begin                                   356
            check_int_key_name[0].push_back("asfr");          357
            check_int_key_value[0].push_back(10);              358
        end else begin                                         359
            check_int_key_name[0].push_back("fr");             360
            check_int_key_value[0].push_back(fr_idx_pbch);     361
        end                                                    362
    end                                                        363
                                                            364
    check_int_key_name[0].push_back("cc");                     365
    check_int_key_value[0].push_back(0);                       366
                                                            367

    if(sp4gc_PbchDecOn) begin                                  368
        check_str_key_name[0].push_back("chan");              369
        check_str_key_value[0].push_back("PBCH");             370
        if (sp4gc_oPdcchSibUnknown) begin                     371
            check_int_key_name[0].push_back("decGrp");         372
            check_int_key_value[0].push_back(sp4gc_oPdcchSibUnknownIdx-1); 373
        end else begin                                         374
            check_int_key_name[0].push_back("decGrp");         375

```

```

        check_int_key_value[0].push_back(sp4gc_pbch_decgrp);
    end
end
->check_param_set_end[0];
end

// should be put into HW
always@(posedge sp4gc_Clk245 iff checker_on)
    if(sp4gc_CchDecDone)
        sp4gc_start_cnt <= 0;
    else if(check_done[0])
        sp4gc_start_cnt <= sp4gc_start_cnt+1;

always@(posedge sp4gc_Clk245 iff checker_on)
    if(check_data_en[0])
        check_ref_data_idx[0] <= check_ref_data_idx[0]+1;

```

- **STEP #1:** Create a task to be used between S-interface and H-interface.

– For each Check[i], change the BLUE code as follows.

```

// add appropriate types for task parameters
// - will be put into S-interface, in a later STEP
function void do_check_param_set(input sp4gc_EicicOn, HenbTtiOn, sp4gc_PbchDecOn,
                                sp4gc_oPdcchSibUnknown);

    check_int_key_name[0].delete();
    check_int_key_value[0].delete();
    check_str_key_name[0].delete();
    check_str_key_value[0].delete();
    if (sp4gc_EicicOn) begin
        check_point_name[0] = $sformatf("lspcch_a0301_in_bch (for Regen)");
    end else if (HenbTtiOn) begin
        check_point_name[0] = $sformatf("lspcch_a0301_in_bch (for Henb)");
    end else begin
        check_point_name[0] = $sformatf("lspcch_a0301_in_bch");
    end

    if (sp4gc_EicicOn) begin
    end else begin
        if (HenbTtiOn) begin
            check_int_key_name[0].push_back("asfr");
            check_int_key_value[0].push_back(10);
        end else begin
            check_int_key_name[0].push_back("fr");
            check_int_key_value[0].push_back(fr_idx_pbch);
        end
    end

    check_int_key_name[0].push_back("cc");
    check_int_key_value[0].push_back(0);

    if(sp4gc_PbchDecOn) begin

```

```

check_str_key_name[0].push_back("chan");
check_str_key_value[0].push_back("PBCH");
if (sp4gc_oPdcchSibUnknown) begin
    check_int_key_name[0].push_back("decGrp");
    check_int_key_value[0].push_back(sp4gc_oPdcchSibUnknownIdx-1);
end else begin
    check_int_key_name[0].push_back("decGrp");
    check_int_key_value[0].push_back(sp4gc_pbch_decgrp);
end
end
->check_param_set_end[0];
endfunction

// Always process will be put into HW
// - will be put into H-interface, later
always@(posedge check_start[0]) begin
    if (checker_on) begin
        if(sp4gc_PbchDecOn&&sp4gc_start_cnt==0)
            check_ref_data_idx[0] = 0;
        do_check_param_set(sp4gc_EicicOn, HenbTtiOn, sp4gc_PbchDecOn, sp4gc_oPdcchSibUnknown);
    end
end

```

– Validate the code change.

- **STEP #2:** Partition the code into H-interface code and S-inteface code.

– To be continued.

### 4.3 rxf\_intf.sv

## 5 DRIVERS

Most driver UVCs use some template which eventually calls `drive_transfer`. Move `drive_transfer` into corresponding interface (e.g. `sec_rxf_intf`) and put the instance of `sec_rxf_intf` in HW.

### 5.1 sec\_rxf\_driver.sv

- **SETUP:** This interface is quite synthesizable and appears that we could use single-interfaces solution. Also, interface contains mostly synthesizable objects and does not require clean-up.
- **CODE:** The following shows some representative part of the driver.

```

1
class sec_rxf_driver_c extends uvm_driver#(sec_rxf_trans_c);
    virtual task run_phase(uvm_phase phase);
        super.run_phase(phase);
        fork
            do_run_wrapper();
            monitor_reset();
        join
    endtask: run_phase

```

```

// the main BFM
task do_run_wrapper();
    fork
        begin
            @(posedge vintf.reset_n iff is_first_reset == TRUE);
            'uvm_info(inst_name, $sprintf("Reset is ended."), UVM_NONE)
            reset_has_started = FALSE;
            run_pid = process::self();
            'uvm_info(inst_name, $sprintf("Current process id = %0d", %run_pid), UVM_FULL)
            main_bfm();
            wait fork;
        end
    join_none
endtask: do_run_wrapper

// the task to monitor reset
virtual task monitor_reset();
    forever begin
        // Detect the first reset start.
        if (is_first_reset == FALSE) begin
            @(vintf.clkx2 iff (vintf.reset_n == 0 && reset_has_started == FALSE));
            'uvm_info(inst_name, $sprintf("Reset is started."), UVM_MEDIUM)
            is_first_reset = TRUE;
            reset_has_started = TRUE;
            init_bfm();
        end
        // Detect the seconad or later reset start.
        else begin
            @p_seqr.reset_started_e;
            'uvm_info(inst_name, $sprintf("Triggered reset start event from sqr."), UVM_HIGH)
            'uvm_info(inst_name, $sprintf("Reset is started."), UVM_LOW)
            reset_has_started = TRUE;
            // If reset is detected, execute rerun.
            rerun();
        end
    end
endtask: monitor_reset

// rerun when multiple reset is asserted.
task rerun();
    'uvm_info(inst_name, $sprintf("Rerun is started."), UVM_LOW)
    if(run_pid) begin
        run_pid.kill();
        'uvm_info(inst_name, $sprintf("%0d process is killed.", run_pid), %UVM_MEDIUM)
    end
    // Initialize variables and cleanup when multiple reset is asserted.
    init_bfm();
    // Execute main bfm.
    do_run_wrapper();
endtask: rerun

```

```

//-----
// Main logic for BFM
//-----
virtual task main_bfm();
    'uvm_info(inst_name, $psprintf("Start main_bfm."), UVM_FULL)
    seq_item_port.get_next_item(req);
    'uvm_info(inst_name, $psprintf("Get items: %s", req.sprint()), %UVM_MEDIUM)
    drive_transfer(req);
    $cast(rsp, req.clone());
    'uvm_info(inst_name, $psprintf("Get rsp: %s", rsp.sprint()), %UVM_FULL)
    rsp.set_name("rsp");
    rsp.set_id_info(req);
    seq_item_port.item_done();
endtask: main_bfm

//-----
// Main logic for driving phase
//-----
protected task drive_transfer(sec_rxf_trans_c req);
    @(posedge vintf.clkx2);

    case (p_cfg.rat_mode_cfg)
        "4g" : begin
            fork
                if (req.in_on[0][0]) drv_rxf_4g(0,0);
                if (req.in_on[1][0]) drv_rxf_4g(1,0);
                if (req.in_on[0][1]) drv_rxf_4g(0,1);
                if (req.in_on[1][1]) drv_rxf_4g(1,1);
                if (req.in_on[0][2]) drv_rxf_4g(0,2);
                if (req.in_on[1][2]) drv_rxf_4g(1,2);
            join
        end
        "3gf" : begin
            fork
                begin
                    // input driving offset for 3G
                    repeat (p_cfg.rx_start_offset) @ (posedge vintf.clkx2);
                    if (p_cfg.rat_mode_cfg!="4g") begin
                        // synchronizing even/odd phase offset
                        @ (posedge vintf.Tclk[0] iff
                            vintf.iRxfDCR0VClkEnable_0 & vintf.iRxfDCF0VClkEnable_0);
                        repeat (4) @ (posedge vintf.clkx2);
                    end
                    vintf.RX_START <= 1;
                    repeat (16) @ (posedge vintf.clkx2);
                    vintf.RX_START <= 0;
                end
                if (req.in_on[0][0]) drv_rxf (0,0);
                if (req.in_on[1][0]) drv_rxf (1,0);
                if (req.in_on[0][1]) drv_rxf (0,1);
                if (req.in_on[1][1]) drv_rxf (1,1);
            fork

```

```

                if (req.in_on[0][2]) drv_rxf (0,2);
                if (req.in_on[1][2]) drv_rxf (1,2);
            join
        end
    ...
endcase

// implement driving logic here.
# (5000);
if (p_cfg.rat_mode_cfg=="3gt" && p_cfg.srch_3gt_on==1)
#50_000_000;
endtask: drive_transfer

task automatic drv_rxf_4g (int ant, int c);
    int n = 2*c + ant;
    int pre_bw;

    'uvm_info(inst_name,$sformatf("drv_rxf_4g waiting.... (ant%d,c%d)", ant,c),UVM_NONE)
    @(posedge vintf.TtiTick[n]);
    'uvm_info(inst_name,$sformatf("TtiTick[%0d] released.... (ant%d,c%d)",n,...,UVM_NONE)

    pre_bw = vintf.CurBW[n];
    'uvm_info(inst_name,$sformatf("drv_rxf_4g driving waiting.... (ant%d,c%d)",...,UVM_NONE)

    'ifdef UVM_TB_s333ap
        if ((vintf.SarMode[n] && (vintf.CurBW[n] > 2)) ||
            (!vintf.SarMode[n] && (vintf.CurBW[n] > 4)))
        'else
            if (vintf.CurBW[n] > 4)
        'endif
        @(posedge vintf.InClk[n]);

        repeat (p_cfg.rf_in_offset) @ (posedge vintf.InClk[n]);
        'uvm_info(get_type_name(),$sformatf("drv_rxf_4g driving starts....", ...))

        vintf.DriveEn[n] = 1;

        for (int i=0;i< req.in_data[ant][c].size();) begin
            'ifdef UVM_TB_s333ap
                if ((vintf.SarMode[n] && ((vintf.PreBW[n] >= 3) &&
                    (vintf.GapEn[n] || ((vintf.AgapEn[n])&(vintf.AgapBW[n]<=2)))) ||
                    (vintf.SarMode[n] && ((vintf.PreBW[n] == 4) &&
                    (vintf.GapEn[n] || ((vintf.AgapEn[n])&(vintf.AgapBW[n]==5)))) ||
                    (!vintf.SarMode[n] && ((vintf.PreBW[n] == 5) &&
                    (vintf.GapEn[n] || ((vintf.AgapEn[n])&(vintf.AgapBW[n]!=5)))))) begin
                'else
                    if ((vintf.PreBW[n] == 5) && ((vintf.GapEn[n]) |
                        ((vintf.AgapEn[n])&(vintf.AgapBW[n]!=5)))) begin
                'endif
                    vintf.AntRxAdc[2*c+ant] = req.in_data[ant][c][i++];
                end
            end
        end

```

```

623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672

`ifdef UVM_TB_s333ap
    if ((vintf.SarMode[n] && ((vintf.PreBW[n] >= 3) &&
        (vintf.CurBW[n]<=2)&&(vintf.GapInfo[c]==0)&&(vintf.GapHold[c]==1))) ||
        (!vintf.SarMode[n] && ((vintf.PreBW[n] == 5) &&
        (vintf.CurBW[n]!=5)&&(vintf.GapInfo[c]==0)))) begin
        vintf.AntRxAdc[2*c+ant] = req.in_data[ant][c][i++];
    end
`else
    if ((vintf.PreBW[n] == 5) &&
        (vintf.CurBW[n]!=5)&&(vintf.GapInfo[c]==0)) begin
        vintf.AntRxAdc[2*c+ant] = req.in_data[ant][c][i++];
    end
`endif

`ifdef UVM_TB_s333ap
    if ((vintf.SarMode[n] &&
        ((~((vintf.PllSel[n]==3) && vintf.GapHold[c]
        && (vintf.GapInfo[c]==0) && (vintf.PreBW[n]==0)))&
        (~((vintf.CurBW[n]==5) && ((vintf.PreBW[n]!=3)&& ...)) begin
`else
    if ((~((vintf.PllSel[n]==3) && vintf.GapHold[c] &&
        (vintf.GapInfo[c]==0) && (vintf.PreBW[n]==0)))& ...) begin
`endif
        vintf.AntRxAdc[2*c+ant] = req.in_data[ant][c][i++];
    end
    @(posedge vintf.InClk[n]);
end // foreach end

vintf.DriveEn[n] <= 0;
@(posedge vintf.InClk[n]);
endtask: drv_rxf_4g

//-----
// Initialization of signals
//-----
virtual function void init_bfm();
    `uvm_info(inst_name, $psprintf("Initialize signals."), UVM_MEDIUM)
    vintf.AntRxAdc[0] <= 0;
    vintf.AntRxAdc[1] <= 0;
    vintf.AntRxAdc[2] <= 0;
    vintf.AntRxAdc[3] <= 0;
    vintf.AntRxAdc[4] <= 0;
    vintf.AntRxAdc[5] <= 0;
    vintf.RX_START <= 0;
endfunction: init_bfm
endclass: sec_rxf_driver_c

• STEP #1: Move the drive_transfer function into sec_rxf_intf interface.
    – For example,
        interface sec_rxf_intf;

```



```

        task drive_transfer(sec_rxf_trans_c req); ... endtask
673
        task drv_rxf_4g(int ant, int c); ... endtask
674
        endinterface
675
676
677

```

- We don't need to worry whether sec\_rxf\_intf is synthesizable or not at this point (we will continue to map it to SW, for now). 678

- To achieve this, 679

1. All tasks called from inside drive\_transfer needs to be moved into sec\_rxf\_intf. (e.g. drv\_rxf\_4g) 680
  2. All variables which is defined inside sec\_rxf\_driver\_c class but used inside the body of drive\_transfer task (or any task called from drive\_transfer transitively, like drv\_rxf\_4g) need to be passed as arguments. 681
- For example, sec\_rxf\_config\_c p\_cfg is used inside the body of drive\_transfer as follows. 682

```

        protected task drive_transfer(sec_rxf_trans_c req);
683
        @(posedge vintf.clkx2);
684
        case (p_cfg.rat_mode_cfg)
685
        "4g" : begin ... end
686
        "3gf": begin ... end
687
        "3gt": begin ... end
688
        endcase
689
690
691
692

```

For this, we need to pass p\_cfg object from the driver class, when calling the drive\_transfer task defined in sec\_rxf\_intf. One possible way is to do 693

```

        vintf.drive_transfer(req, p_cfg);
694
695
696

```

3. All references relative to vintf (e.g. vintf.CurBW[n]) needs to be rewritten (e.g. CurBW[n]). 697
4. UVM macros such as 'uvm\_info should be commented out. 698

- **Validate the code change before moving on to STEP #2.** 699

- **STEP #2:** Remove all dynamic objects in task definition. 700

- To be continued. 701

## 6 MONITORS 702

### 6.1 base\_lib\_mon.sv 703

#### 6.1.1 collect\_type0 704

- **SETUP:** 705

- Essentially, for each call to collect\_type0, dynamically creates a **check\_data collector** (see **CODE** below in **RED**). 706
- It appears it's best to put **check\_data collector** into HW for performance. For this the forever statement of this collector should be translated into an always process. Since it's impossible to dynamically create an always process, we need to statically define one process for each collect\_type0 call. For this, we could generate 707

- **CODE:** 710

```

        task automatic collect_type0 (
611
        CHECK_TRANS trans,
612
        int check_point_idx = 0,
613
        int show_success = 0,
614

```

```

int dbg = 0,
int num_diff_print = 0
);
string name;
int cnt = 0;
trans.show_success = show_success;
trans.num_diff_print_flag = num_diff_print;
name = vintf.check_point_name[check_point_idx];
trans.data_type = vintf.check_ref_file_type[check_point_idx];
if (dbg)
    $display("[DBG] (%0s) (%0s) collect_type0 starts...", get_type_name(), name);
forever begin
    // wait transaction's starting
    fork
        wait (vintf.check_start[check_point_idx]);
        wait (vintf.check_param_set_end[check_point_idx].triggered);
    join
    name = vintf.check_point_name[check_point_idx];
    if (dbg)
        $display("[DBG] (%0s) (%0s) start and param_set_end is triggered.",
            get_type_name(), name);
    // start recording
    void'(begin_tr(trans, vintf.check_point_name[check_point_idx]));
    // check point's name
    trans.point_name = vintf.check_point_name[check_point_idx];
    if (dbg)
        $display("[DBG] (%0s) (%0s) check_point_name: %0s",
            get_type_name(), name, trans.point_name);
    // set reference file name
    trans.ref_file_name = vintf.check_ref_file_name[check_point_idx];
    if (dbg)
        $display("[DBG] (%0s) (%0s) ref_file_name: %0s",
            get_type_name(), name, trans.ref_file_name);
    // get key value
    trans.int_key_name = vintf.check_int_key_name[check_point_idx];
    trans.int_key_value = vintf.check_int_key_value[check_point_idx];
    trans.str_key_name = vintf.check_str_key_name[check_point_idx];
    trans.str_key_value = vintf.check_str_key_value[check_point_idx];
    if (dbg)
        foreach(trans.int_key_name[i])
            $display("[DBG] (%0s) (%0s) int_key_name[%0d] = %0s",
                get_type_name(), name, i, trans.int_key_name[i]);
    if (dbg)
        foreach(trans.int_key_value[i])
            $display("[DBG] (%0s) (%0s) int_key_value[%0d] = %0d",
                get_type_name(), name, i, trans.int_key_value[i]);
    if (dbg)
        foreach(trans.str_key_name[i])
            $display("[DBG] (%0s) (%0s) str_key_name[%0d] = %0s",
                get_type_name(), name, i, trans.str_key_name[i]);
    if (dbg)

```

```

foreach(trans.str_key_value[i])
    $display("[DBG] (%0s) (%0s) str_key_value[%0d] = %0s",
        get_type_name(),name,i,trans.str_key_value[i]);
// empty queue to collect
trans.rtl_data.delete();
trans.rtl_data_i.delete();
trans.rtl_data_q.delete();
trans.mask.delete();
trans.ref_data_idx.delete();
trans.inst_time.delete();
cnt = 0 ;
// capture rtl values
fork
    // #1 check_data collector
    // - best to execute in HW (i.e. H_interface)
    // - collect data in HW array and notify SW to fetch them
    // - i.e. HW call a task defined in monitor UVC
    // - actual notification may occur in process #2
    forever begin
        // Q: what is the typical number of iterations of this forerver body?
        @(posedge vintf.check_clk[check_point_idx] iff vintf.check_data_en[check_point_idx]);
        trans.mask.push_back(vintf.check_mask[check_point_idx]);
        trans.ref_data_idx.push_back(vintf.check_ref_data_idx[check_point_idx]);
        // how to handle $time() in HW?
        trans.inst_time.push_back($time());
        if (trans.data_type == 0) begin
            trans.rtl_data.push_back(vintf.check_data[check_point_idx]);
            if (dbg)
                $display("[DBG] (%0s) (%0s) get data[%0d] (ref_idx:%0d): 0x%0h @ %0d ns",
                    get_type_name(),name,cnt,trans.ref_data_idx[cnt],
                    trans.rtl_data[cnt]&trans.mask[cnt],trans.inst_time[cnt++]);
            end else begin
                trans.rtl_data_i.push_back(vintf.check_data_i[check_point_idx]);
                trans.rtl_data_q.push_back(vintf.check_data_q[check_point_idx]);
                if (dbg)
                    $display("[DBG] (%0s) (%0s) get data[%0d] (ref_idx:%0d): (0x%0h,0x%0h) @ %0d ns",
                        get_type_name(),name,cnt,trans.ref_data_idx[cnt],
                        trans.rtl_data_i[cnt]&trans.mask[cnt],
                        trans.rtl_data_q[cnt]&trans.mask[cnt],
                        trans.inst_time[cnt++]);
                end
            repeat (vintf.check_clk_skip_num[check_point_idx])
                @(posedge vintf.check_clk[check_point_idx]);
            end
        // #2 check_done waiter: for killing fork when done
        // - could be put into H-interface; but can be mapped to HW or SW
        // - if check_done_num is 1 mostly (as observed in symbproc4gc)
        // - can be mapped to SW (by creating a TB_TASK task), to avoid creating
        // multiple copies of waiter processes
        begin

```

```

        repeat (vintf.check_done_num[check_point_idx])
            @(negedge vintf.check_done[check_point_idx]);
            if (dbg)
                $display ("DBG] (%0s) (%0s) check_done is triggered.",
                    get_type_name(), name);
            end
        join_any
        disable fork;
        // send collected item
        item_collected_port.write (trans);
        // end recording
        end_tr (trans);
    end
endtask : collect_type0

```

- **STEP #1:** Move **part of** collect\_type0 into interface (e.g. symbproc4gc\_intf.sv)
 

```

// base_lib_mon.sv
class base_lib_mon_c;
    task collect_type0(CHECK_TRANS trans, ...);
        string name;
        int cnt = 0;
        ...
        forever begin
            vintf.do_collect_type0(trans, ...);
            aprot_write(trans);
        end
    endtask
endclass

// common_intf.sv
task do_collect_type0(inout CHECK_TRANS trans, ...);
    fork wait(check_start[check_point_idx];
        wait(check_param_set_end[check_point_idx].triggered);
    join;
    ...
    fork;
    join_any
    disable fork
end

// symbproc_4gc_mon.sv
// - NO change for subclasses of base_lib_mon class
fork
    if (rear_top_flag == 1 || modem_top_flag == 0)
        collect_type0(lspcch_dscr_a0301_in_bch, 0, 0, 0);
    ...
join_none

```
- **STEP #2:** Split into S-interface and H-interface
  - Rough idea about remodelling **collect\_type0** is:

```

// S-interface
event collect_done[];
task do_collect_type0(idx);
    forever begin
        fork wait(check_start);
            wait (...);
        join
        prepare trans;
        hintf.start(idx);
        @collect_done[idx];
        dpiMap::getBytes();
        populate trans;
        aport.write(trans);
    end
    task finish(idx)
        ->collect_done[idx];
    endtask
endtask

// H-interface
always @(posedge check_clk iff)
    collect check_data int local mem;

task start(int idx);

repeat(check_done_num[idx])
    @(negedge check_done[idx]);
    sintf.finish(idx);
endtask
initial $ixc_ctrl("tb_task" "start");

```

– on H-inteface-side we need to create as many always processes as the number of collect\_type0 calls

- **STEP #3:** Make H-interface synthesizable

## 6.1.2 collect\_type1

- Similar to collect\_type0

## 6.2 symbproc4gc\_mon.sv

- No need to change

## 7 SEQUENCES

### 7.1 demod\_4g\_vseq\_lib.sv

## 8 REGISTER LAYER CLASSES

## 9 CHECKERS

### 9.1 NonCol\_Compare.inc

#### 9.1.1 compare\_noncol\_ch

- **CODE:**

```

intial
fork
    compare_noncol_ch(0, 0, 0, 0);
    compare_noncol_ch(0, 0, 0, 1);
    ...
join
task automatic compare_noncol_ch(int Intf, int Cc, int Tx, int Rx);

```

```

parse_file#(.DATA_WIDTH(11))    parse_file_h;          905
parse_item#(.DATA_WIDTH(11))    parse_item_q[$];        906

parse_file_h = new;              907
parse_file_h.read_file("./VEC/demd4g_cecan_a0002_crs_ch.txt",  908
                        DATA_FILE, parse_item_q);        909
                                                                910
foreach (parse_item_q[i]) begin  911
    if ((parse_item_q[i].int_key["itfk"] == Intf) &&      912
        (parse_item_q[i].int_key["cck"] == Cc) &&        913
        (parse_item_q[i].int_key["txk"] == Tx) &&        914
        (parse_item_q[i].int_key["rxk"] == Rx))          915
    fork                                                    916
    begin                                                  917
        for (int j = 0; j < parse_item_q[i].data[0].size(); j=j+1) begin  918
            @(posedge iClk iff ( w_noncol_ch_en &&        919
                                r_noncol_intf_idx == Intf &&  920
                                r_noncol_cc_idx == Cc &&    921
                                r_noncol_port_idx == Tx &&   922
                                r_noncol_rx_idx == Rx));     923
                                                                924
            r_noncol_ch_ref_re = parse_item_q[i].data[0][j];  925
            r_noncol_ch_ref_im = parse_item_q[i].data[1][j];  926
            if (w_noncol_ch_dt != {r_noncol_ch_ref_re[10:0],  927
                                    r_noncol_ch_ref_im[10:0]}) begin  928
                $display("CE NONCOL(CHIN) ERROR %1d ns Intf %1d Cc %1d Tx "  929
                        "%1d Rx %1d subfr %1d %3dth Vec : %3h %3h, RTL: "  930
                        "%3h %3h",  931
                        $time,  932
                        parse_item_q[i].int_key["itfk"],  933
                        parse_item_q[i].int_key["cck"],  934
                        parse_item_q[i].int_key["txk"],  935
                        parse_item_q[i].int_key["rxk"],  936
                        parse_item_q[i].int_key["sfr"],  937
                        j,  938
                        r_noncol_ch_ref_re,  939
                        r_noncol_ch_ref_im,  940
                        w_noncol_ch_dt[21:11],  941
                        w_noncol_ch_dt[10:0]);  942
            end  943
        end  944
    end  945
end  946
join  947
end  948
endtask  949

```

- **STEP #1:** Extract comparison logic from compare\_noncol\_ch. Also, copy reference value into HW memory. 950

1. **Determine upper bound on the number of per-queue reference data items:** Need to know the upper bound on the 951  
 parse\_item\_q[i].data[0].size(). That is, we need to determine the bound of the for-loop, across all possible 952  
 queues. Let this constant value be 100. 953

Also, we see there are four index values – Intf, Cc, Tx, Rx. We can easily determine the maximum value used in this 954

- file, observing the calls to `compare_noncol_ch`. `Intf` takes a value from  $[-1, 1]$ , `Cc` takes a value from  $[0, 2]$ , `Tx` takes a value from  $[0, 3]$ , and `Rx` takes a value from  $[0, 1]$ . 955
2. **Create HW memory to store reference values:** Given a call `compare_noncol_ch(1, 2, 3, 4)`, we need to create a HW memory which will store the reference values inside HW. 956
- We create 4 additional packed dimensions so that we can index into the corresponding reference value using 4 index values (`Intf`, `Cc`, `Tx`, `Rx`). 957
- ```

// memory to be put into HW 958
// [Intf] [Cc] [Tx] [Rx] 959
reg [-1:1] [0:2] [0:3] [0:1] [10:0] r_noncol_ch_ref_re_mem[99/*upperbound*/:0]; 960
reg [-1:1] [0:2] [0:3] [0:1] [10:0] r_noncol_ch_ref_im_mem[99/*upperbound*/:0]; 961
962
963
964
965
966

```
3. **Create HW vector to store for-loop indices:** Given a call `compare_noncol_ch(1, 2, 3, 4)`, we need to create a HW vector which will store the values to be used as an index to the reference memory. Its usage will be clear shortly. 967
- ```

// memory to be put into HW 968
// [Intf] [Cc] [Tx] [Rx] 969
reg [-1:1] [0:2] [0:3] [0:1] [31:0] noncol_ch_idx = 'b0; 970
971
972
973

```
4. **Add code to copy reference data into HW memory:** When a reference data is read from a file, these value needs to be transferred to HW, so that HW process will use them to compare DUT output. If we only store the reference data inside the queue, we will have to switch between HW and SW for comparison (say, get DUT value from HW and compare the value with reference data in SW queue). 974
- ```

task automatic compare_noncol_ch(int Intf, int Cc, int Tx, int Rx); 975
    parse_file#(.DATA_WIDTH(11)) parse_file_h; 976
    parse_item#(.DATA_WIDTH(11)) parse_item_q[$]; 977
978
979
980
981
    parse_file_h = new; 982
    parse_file_h.read_file("./VEC/demd4g_cecan_a0002_crs_ch.txt", 983
        DATA_FILE, parse_item_q); 984
    foreach (parse_item_q[i]) begin 985
        if ((parse_item_q[i].int_key["itfk"] == Intf) && 986
            (parse_item_q[i].int_key["cck"] == Cc) && 987
            (parse_item_q[i].int_key["txk"] == Tx) && 988
            (parse_item_q[i].int_key["rxk"] == Rx)) 989
            fork 990
            begin 991
                for (int j = 0; j < parse_item_q[i].data[0].size(); j=j+1) begin 992
                    // copy reference data to HW memory; 993
                    // in next STEP, we will use MARG for SW-to-HW copy 994
                    // FROM: r_noncol_ch_ref_re = parse_item_q[i].data[0][j]; 995
                    r_noncol_ch_ref_re_mem[j][Intf][Cc][Tx][Rx] = parse_item_q[i].data[0][j]; 996
                    // FROM: r_noncol_ch_ref_im = parse_item_q[i].data[1][j]; 997
                    r_noncol_ch_ref_im_mem[j][Intf][Cc][Tx][Rx] = parse_item_q[i].data[1][j]; 998
                end 999
            end 1000
        join 1001
    end 1002

```

```
endtask 1003
```

1004

5. **Create HW process which compares result with reference data:** Given a call `compare_noncol_ch(1, 2, 3, 4)`, we need to create a HW always process. 1005  
1006

```
always @(posedge iClk) begin 1007
```

```
    if (w_noncol_ch_en && w_noncol_intf_idx == 1 && 1008
```

```
        w_noncol_cc_idx == 2 && 1009
```

```
        w_noncol_port_idx == 3 && 1010
```

```
        w_noncol_rx_idx == 4)) begin 1011
```

```
    r_noncol_ch_ref_re = r_noncol_ch_ref_re_mem[noncol_ch_idx[1][2][3][4]] [1][2][3][4]; 1012
```

```
    r_noncol_ch_ref_im = r_noncol_ch_ref_im[noncol_ch_idx[1][2][3][4]] [1][2][3][4]; 1013
```

```
    if (w_noncol_ch_dt != {r_noncol_ch_ref_re[10:0], 1014
```

```
        r_noncol_ch_ref_im[10:0]}) begin 1015
```

```
        noncol_ch_error(1, 2, 3, 4, 1016
```

```
            noncol_ch_idx[1][2][3][4], 1017
```

```
            r_noncol_ch_ref_re, 1018
```

```
            r_noncol_ch_ref_im, 1019
```

```
            w_noncol_ch_dt[21:11], 1020
```

```
            w_noncol_ch_dt[10:0]); 1021
```

```
    end 1022
```

```
end 1023
```

```
end 1024
```

```
task noncol_ch_error(input int Intf, int Cc, int Port, int Rx, 1025
```

```
    int idx, 1026
```

```
    input [10:0] r_noncol_ch_ref_re, 1027
```

```
    input [10:0] r_noncol_ch_ref_im, 1028
```

```
    input [10:0] w_noncol_ch_dt_re, 1029
```

```
    input [10:0] w_noncol_ch_dt_im) 1030
```

```
    $display('CE NONCOL(CHIN) ERROR %d, ...', 1031
```

```
        $time, 1032
```

```
        parse_item_q[noncol_ch_idx[1][2][3][4]].int_key["itfk"], 1033
```

```
        parse_item_q[noncol_ch_idx[1][2][3][4]].int_key["cck"], 1034
```

```
        ... 1035
```

```
        parse_item_q[noncol_ch_idx[1][2][3][4]].int_key["sfr"], 1036
```

```
        j, 1037
```

```
        r_noncol_ch_ref_re, 1038
```

```
        r_noncol_ch_ref_im, 1039
```

```
        w_noncol_ch_dt_re, 1040
```

```
        w_noncol_ch_dt_im); 1041
```

```
endtask 1042
```

```
initial $ixc_ctrl("tb_import", "noncol_ch_error"); 1043
```

1044

1045

To avoid manual efforts, macro can be used: 1046

```
'define COMPARE_NONCOL_CH_HW(INTF, CC, PORT, RX) \ 1047
```

```
    initial noncol_ch_idx[INTF][CC][PORT][RX] = 0; \ 1048
```

```
    always @(posedge iClk) begin \ 1049
```

```
        if (w_noncol_ch_en && w_noncol_intf_idx == INTF && \ 1050
```

```
            w_noncol_cc_idx == CC && \ 1051
```



```

        w_noncol_port_idx == PORT && \
        w_noncol_rx_idx == RX)) begin \
r_noncol_ch_ref_re = \
    r_noncol_ch_ref_re_mem[noncol_ch_idx[INTF][CC][PORT][RX]][INTF][CC][PORT][RX]; \
r_noncol_ch_ref_im = \
    r_noncol_ch_ref_im_mem[noncol_ch_idx[INTF][CC][PORT][RX]][INTF][CC][PORT][RX]; \
if (w_noncol_ch_dt != {r_noncol_ch_ref_re[10:0], \
    r_noncol_ch_ref_im[10:0]}) begin \
    noncol_ch_error(INTF, CC, PORT, RX, \
        noncol_ch_idx[INTF][CC][PORT][RX]), \
    r_noncol_ch_ref_re, \
    r_noncol_ch_ref_im, \
    w_noncol_ch_dt[21:11], \
    w_noncol_ch_dt[10:0]); \
end \
end \
end

```

6. **NOTE:** Before proceeding to STEP #2, be sure to validate using SW-run that all transformation is correct. After STEP #1, HW-run will not be correct since we are not actually performing HW-SW value transfer inside `compare_noncol_ch` task (i.e. the code in **BLUE** in STEP #1.4).

- **STEP #2:** Add MARG function calls for actual memory transfer (i.e. populate memory for reference data).

1. **Create MARG handles for the HW memories:** For each HW memory, we created in STEP #1, create MARG handles.

```

int r_noncol_ch_ref_re_mem_mah, r_noncol_ch_ref_im_mah;
int r_noncol_ch_ref_re_vmh, r_noncol_ch_ref_im_vmh;
initial begin
    r_noncol_ch_ref_re_mem_mah = marg_new(72*11/*width*/, 100 /*depth*/);
    r_noncol_ch_ref_im_mem_mah = marg_new(72*11/*width*/, 100 /*depth*/);
    r_noncol_ch_ref_re_mem_vmah = marg_vmem_handle("r_noncol_ch_ref_re_mem");
    r_noncol_ch_ref_im_mem_vmah = marg_vmem_handle("r_noncol_ch_ref_im_mem");
end

```

2. **Use MARG function calls to copy reference data into HW memory:** The **BLUE** code in STEP #1.3 will only populate the SW-side copy of the memory. To actually populate the HW-side memory, we need to explicitly use MARG functions. For this we need to execute the following code.

```

for (int i = 0; i < 100; i++) begin
    marg_write(r_noncol_ch_ref_re_mah, i, r_noncol_ch_ref_re_mem[i]);
    marg_write(r_noncol_ch_ref_im_mah, i, r_noncol_ch_ref_im_mem[i]);
end
marg_put(r_noncol_ch_ref_re_mah, 0, 100, r_noncol_ch_ref_re_vmh, 0);
marg_put(r_noncol_ch_ref_im_mah, 0, 100, r_noncol_ch_ref_im_vmh, 0);

```

This code can be executed only once regardless of the number of calls to the `compare_noncol_ch` task. **However, this code must be executed only after all `compare_noncol_out` tasks have finished its execution.** For this, put the code after the `fork-join` statement.

```

initial
fork
    compare_noncol_out(0, 0, 0, 0);

```

```

...
compare_noncol_y(1, 0, 2, 1);
join
r_noncol_ch_ref_re_mem_mah = marg_new(72*11/*width*/, 100 /*depth*/);
r_noncol_ch_ref_im_mem_mah = marg_new(72*11/*width*/, 100 /*depth*/);
r_noncol_ch_ref_re_mem_vmah = marg_vmem_handle("r_noncol_ch_ref_re_mem");
r_noncol_ch_ref_im_mem_vmah = marg_vmem_handle("r_noncol_ch_ref_im_mem");
for (int i = 0; i < 100; i++) begin
    marg_write(r_noncol_ch_ref_re_mah, i, r_noncol_ch_ref_re_mem[i]);
    marg_write(r_noncol_ch_ref_im_mah, i, r_noncol_ch_ref_im_mem[i]);
end
marg_put(r_noncol_ch_ref_re_mah, 0, 100, r_noncol_ch_ref_re_vmh, 0);
marg_put(r_noncol_ch_ref_im_mah, 0, 100, r_noncol_ch_ref_im_vmh, 0);
end

```

### 9.1.2 compare\_noncol\_out

- Simliar to compare\_noncol\_ch but 6 memories are needed for reference data (r\_noncol\_ref0\_exp, r\_noncol\_ref0\_re, r\_noncol\_ref0\_im, r\_noncol\_ref1\_exp, r\_noncol\_ref1\_re, r\_noncol\_ref1\_im).

### 9.1.3 compare\_noncol\_y

- Simliar to compare\_noncol\_out.

## 9.2 Pbch\_compare.inc

- Similar to the handling of NonCol\_Compare.inc.

## 9.3 ce\_pp\_compare.inc

- Similar to the handling of NonCol\_Compare.inc.

## 9.4 ce\_y\_compare.inc

- Similar to the handling of NonCol\_Compare.inc.

## 9.5 compare\_ToneMapper.inc

- 

## 9.6 fft\_checker.inc

- Similar to the handling of NonCol\_Compare.inc, except that the task is not parameteized here.

## 9.7 pdp\_checker.inc

- **NOTE:** It appears that this code does not have any observable behavior. It performs comparison but the always processes at the end of the file, which performs ERROR reporting, is commented out. Unless waveform itself is used for regression testing, this chcker code looks like DEAD CODE.