

Instruction Formats

	31	25 24	20 19	15 14	12 11	7 6	0
R	funct7	rs2	rs1	fnct3	rd	opcode	
I	imm[11:0]		rs1	fnct3	rd	opcode	
S	imm[11:5]	rs2	rs1	fnct3	imm[4:0]	opcode	
B	imm[12 10:5]	rs2	rs1	fnct3	imm[4:1 11]	opcode	
U	imm[31:12]				rd	opcode	
J	imm[20 10:1 11]		imm[19:12]		rd	opcode	

any unspecified values should be zero

Resulting Immediate Value

	31	12 11	5 4	0
R		n/a		
I	SE \leftarrow inst[31]		inst[31:20]	
S	SE \leftarrow inst[31]		inst[31:25]	inst[11:7]
B	SE \leftarrow inst[31]		inst[7 30:25]	[11:8] 0
U	inst[31:12]	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		
J	SE \leftarrow inst[31] inst[19:12] inst[20 30:25] [24:21]	0		

Register File

Register	Name	Convention	Saver
x0	zero	constant 0	na
x1	ra	return address	caller
x2	sp	stack pointer	callee
x3	gp	global pointer	na
x4	tp	thread pointer	na
x5-x7	t0-t2	temporary	caller
x8	s0/fp	saved/frame ptr	callee
x9	s1	saved	callee
x10-x11	a0-a1	arg/return val	caller
x12-x17	a2-a7	arguments	caller
x18-x27	s2-s11	saved	callee
x28-x31	t3-t6	temporary	caller

CFA=canonical frame address \rightarrow sp at call \rightarrow new fp

Common Pseudoinstructions/implementations

MV	move	ADDI rd, rs1, 0
SNEZ	set \neq 0 ³	SLTU rd, x0, rs2
SLTZ	set $<$ 0 ³	SLT rd, rs1, x0
NOT	boolean negate	XORI rd, rs1, -1
NEG	integer negate	SUB rd, x0, rs
Z/S	eg ZEXT.B	SLLI rd, rs, 24
EXT	zero/sign ext	SRAI rd, rs, 24
NOP	no-operation	ADDI x0, x0, 0
LI	load immediate	ADDI rd, x0, imm ⁴
LA	load address	AUIPC rd, addr[31:12]
BGT	branch greater ³	BLT rs2, rs1, label
BEQZ	branch zero ³	BEQ rs, x0, label
B	branch always	J (not) BNE x0, x0)
J	jump	JAL x0
JAL	jump and link	JAL x1
JR	jump register	JALR x0
RET	return	JALR x0, 0(ra)
CALL	call distant subroutine	AUIPC x1, ofst[31:12]
TAIL	tail call	as CALL with ra=x0

³similar syntactic sugar for other set/branch⁴for imm<±2KiB

common RARS syscalls (service# in a7)

a7	description	arguments
1	print integer	a0 \rightarrow integer
4	print string	a0 \rightarrow str address
5	read integer	a0 \leftarrow integer
8	read string	a0 \leftarrow buffer; a1 \leftarrow max
9	allocate heap	a0 \rightarrow bytes to alloc
10	exit, code 0	N/A
11	print character	a0[7:0] \rightarrow char
12	read character	a0[7:0] \leftarrow char
50	Y/N Dialog	a0 \rightarrow prompt address

RARS directives

.text	code
.data	data
.byte	b/h/w
.half	b/h/w
.word	b-term string
.asciz	string
.space	reserve

RARS pipeline

IF	ID	EX	MEM	WB
----	----	----	-----	----

Control/Status Registers

CSR	name	description
0xC00		cycle{h} # cycles
0x300	mstatus	machine status
0x301	misra	ISA/extensions
0x304	mie	interrupts enable
0x305	mtvec	trap vector addr
0x340	mscratch	trap handler temp
0x341	mepc	trap resume addr
0x342	mcause	trap cause
0x343	mtval	trap type
0x344	mip	interrupt pending

Count/Time CSRs*

0x00		cycle{h} # cycles
0x00		time{h} # ticks
0x00		instret{h} #retired inst
0x00		#retired inst

* Note RV32i holds 64 bit counters

Privilege Modes

Machine (M)	top	11
Hypervsr(H)	high	
Supervsr(S)	mid	01
User(U)	low	00

RV32F Float Extension (excerpt)

registers	32 bit f0-f31
ST/LD: OP(F)=0s ₁ 1111(s ₁) ₁ ;f3=010	
FSW f1 8(a0); FLW f1 8(a0)	
Calc: OP(F)=101011(R);f3=round mode	
FADD.S FSUB.S FMUL.S FDIV.S FSQRT.S	
FMIN.A FMAX.S FEQ.S FLT.S FLE.S	
F{N}MADD.S	rd \leftarrow {-}(rs1 \times rs2)+rs3
F{N}MSUB.S	rd \leftarrow {-}(rs1 \times rs2)-rs3
FSGNJ.S	sign injection (+/-/ \oplus)
FMV.X.W	bitcopy rf \leftarrow fpu (fpu \leftarrow rf)
FCVT.S.W	convert f \leftarrow i (i \leftarrow f; s/u)
FCLASS.S	classify fp number

Op (Fmt) Address Construction eg: AUIPC t0, 4096

0110111(U)	LUI	load upper immediate	rd \leftarrow imm \ll 12
0010111(U)	AUIPC	Add upper immediate to PC	rd \leftarrow PC+imm \ll 12

Op (Fmt) Jump eg: JALR ra, 0(t1)

1101111(J)	JAL	jump immediate, and link	rd \leftarrow PC+4; PC \leftarrow PC+imm
1100111(I)	JALR	jump register, and link	rd \leftarrow PC+4; PC \leftarrow rs1+imm

0001111(I)	Fence	pipeline control: enforce pred before succ	
f3=000	FENCE 1,1	imm=[0 pred succ]	[iowr] mem access order
f3=001	FENCE.i		enforce instruction completion order

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111

OP(F)=0110011(R); funct7=0x01

fn3	op	rs1	rs2	description
000	MUL	S	S	rd \leftarrow (rs1 \times rs2) low [31:0]
001	MULH	S	S	rd \leftarrow (rs1 \times rs2) high [63:32]
010	MULHSU	S	U	rd \leftarrow (rs1 \times rs2) high [63:32]
011	MULHU	U	U	rd \leftarrow (rs1 \times rs2) high [63:32]
10{01}	DIV{U}	S/U	S/U	rd \leftarrow rs1/rs2
11{01}	REM{U}	S/U	S/U	rd \leftarrow rs1%rs2