

Rev 0.2 Sep 2025

any unspecified values should be zero

Register File

		Register	Name	Convention	Saver	
sp→	↑x0↑	x0	zero	constant 0	na	
		loc	x1	ra	return address	caller
		s[]	x2	sp	stack pointer	callee
fp→		fp↓	x3	gp	global pointer	na
		ra	x4	tp	thread pointer	na
CFA		arg↓	x5-x7	t0-t2	temporary	caller
ives			x8	s0/fp	saved/frame ptr	callee
	↓xFF↓		x9	s1	saved	callee
			x10-x11	a0-a1	arg/return val	caller
			x12-x17	a2-a7	arguments	caller
			x18-x27	s2-s11	saved	callee
re			x28-x31	t3-t6	temporary	caller

CFA=canonical frame address \rightarrow sp at call \rightarrow new fp

Common Pseudoinstructions/implementations

MV	move	ADDI rd, rs1, 0
SNEZ	set \neq 0 ³	SLTU rd, x0, rs2
SLTZ	set < 0 ³	SLT rd, rs1, x0
NOT	boolean negate	XORI rd, rs1, -1
NEG	integer negate	SUB rd, x0, rs
Z/S	eg ZEXT.B	LLI rd,rs,24
EXT	zero/sign ext	SRAI rd,rs,24
NOP	no-operation	ADDI x0, x0, 0
LI	load immediate	ADDI rd, x0, imm ⁴
LA	load address	AUIPC rd, addr[31:12] ADDI rd, addr[11:0]
BGT	branch greater ³	BLT rs2, rs1, label
BEQZ	branch zero ³	BEQ rs, x0, label
B	branch always	J (not BNE x0, x0)
J	jump	JAL x0
JAL	jump and link	JAL x1
JR	jump register	JALR x0
RET	return	JALR x0, 0(ra)
CALL	call distant subroutine	AUIPC x1, ofst[31:12] JALR x1,x1,ofst[11:0]
TAIL	tail call	as CALL with ra= x0

³similar syntactic sugar for other set/branch
⁴for imm<+2KiB

common RARS syscalls (service# in a7)			RARS directives	
a7	description	arguments		
1	print integer	a0=integer	.text	code
4	print string	a0→str address	.data	data
5	read integer	a0←integer	.byte	store b/h/w
8	read string	a0←buffer; a1←max	.half	
9	allocate heap	a0→bytes to alloc	.word	0-term string
10	exit, code 0	N/A	.asciz	
11	print character	a0[7:0]←char	.space	reserve
12	read character	a0[7:0]←char	RARS pipeline	
50	Y/N Dialog	a0→prompt address	IF	ID
			EX	MEM
			WB	

Control/Status Registers

<i>CSR</i>	<i>name</i>	<i>description</i>
0x300	mstatus	machine status
0x301	misa	ISA/extensions
0x304	mie	interrupts enable
0x305	mtvec	trap vector addr
0x340	mscratch	trap handler temp
0x341	mepc	trap resume addr
0x342	mcause	trap cause
0x343	mtval	trap type
0x344	mip	interrupt pending

* Note RV32i holds 64 bit counters

Count/Time CSRs*

0xC00	cycle{h}
0xC80	# cycles
0xC01	time{h}
0xC81	# ticks
0xC02	instret{h}
0xC82	#retired inst
Privilege Modes	
Machine (M)	top 11
Hypervsr(H)	high
Supervsr(S)	mid 01
User(U)	low 00

Privilege Modes

Machine (M)	top	11
Hypervsr(H)	high	
Supervsr(S)	mid	01
User(U)	low	00

RV32F Float Extension (excerpt)

registers	32 bit f0-f31
ST/LD: OP(F)=0s;f00111(S/r);f3=010	
FSW f1 8(a0); FLW f1 8(a0)	
Calc:OP(F)=1010011(R);f3=round mode	
FADD.S FSUB.S FMUL.S FDIV.S FSQRT.S	
FMIN.A FMAX.S FEQ.S FLT.S FLE.S	
F{N}MADD.S	rd←{-}(rs1×rs2)+rs3
F{N}MSUB.S	rd←{-}(rs1×rs2)-rs3
FSGNJ.S	sign injection (+/-/⊕)
FMV.X.W	bitcopy rf←fpu (fpu←rf)
FCVT.S.W	convert f←i (i←f;s/u)
FCLASS.S	classify fp number

RV32M Multiply/Divide Extension

OP(F)=0110011(R); funct7=0x01				
<i>fn3</i>	<i>op</i>	<i>rs1</i>	<i>rs2</i>	<i>description</i>
000	MUL	S	S	rd←(rs1*rs2) <i>low</i> [31:0]
001	MULH	S	S	rd←(rs1*rs2) <i>high</i> [63:32]
010	MULHSU	S	U	
011	MULHU	U	U	
10{01}	DIV{U}	S/U	S/U	rd←rs1/rs2
11{01}	REM{U}	S/U	S/U	rd←rs1%rs2

L/S	Opcode (Format)		eg: <i>LW t0, 8(t1)</i>	
funct3	0000011(I)	0100011(S)	data	description
000	LB	SB	[0:7]	load: rd←M[rs1+imm]
001	LH	SH	[0:15]	store: M[rs1+imm]←rs2
010	LW	SW	[0:31]	<i>B=Byte / H=Half / W=Word</i>
100	LBU		ZE[0:7]	<i>far addr use LA pseudo for rs1</i>
101	LHU		ZE[0:15]	<i>or: AUIPC rd, %pcrel_hi(symb) LW rd, %pcrel_lo(symb)(rd)</i>

Branch	1100011(B)		System	1110011(I)		
func3	PC= <i>imm</i> if:		func3	name	<i>imm</i> []	description
000	BEQ	rs1=rs2	000	ECALL	x000	syscall trap
001	BNE	rs1≠rs2		EBREAK	x001	breakpoint trap
100	BLT	rs1<rs2		xRET	<i>p mode</i>	ret from trap to P.mode (x=M/H/S/U)
101	BGE	rs1≥rs2		WFI	x105	wait for interrupt
110	BLTU	rs1<rs2		001 ²	CSR _{rw}	<i>csr id</i>

²(010..111): CSR ops write, set, clear etc

<i>Op (Fmt)</i>	Address Construction eg: <i>AUIPC t0, #0x6</i>		
0110111(U)	LUI	load upper immediate	$rd \leftarrow imm \ll 12$
0010111(U)	AUIPC	Add upper immediate to PC	$rd \leftarrow PC + imm \ll 12$

<i>Op (Fmt)</i>	<i>Jump</i>	eg: <i>JALR ra, 0(t1)</i>	
1101111(J)	JAL	jump immediate, and link	rd←PC+4; PC← PC+imm
1100111(I)	JALR	jump register, and link	rd←PC+4; PC←rs1+imm

0001111(I)	Fence	<i>pipeline control: enforce pred before succ</i>
f3=000	FENCE 1,1	imm=[0 pred succ] [iorw] mem access order
f3=001	FENCE.i	enforce instruction completion order

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111