# FALL 2021 CSE331/503 HW4 1901042262 UĞUR ER

## 1-) Determination of alu control and control unit values

Instr	ALUop	Opcode	Func	ALUctr
AND	001	0000	000	110
<mark>ADD</mark>	001	0000	001	000
<mark>SUB</mark>	001	0000	010	010
XOR	001	0000	011	001
NOR	001	0000	100	101
<mark>OR</mark>	001	0000	101	111
<mark>ADDI</mark>	000	0001	XXX	000
<u>ANDI</u>	110	0010	XXX	110
<u>ORI</u>	111	0011	XXX	111
NORI	101	0100	XXX	101
BEQ	010	0101	XXX	010
BNE	010	0110	XXX	010
SLTI	100	0111	XXX	100
<mark>LW</mark>	000	1000	XXX	000
<mark>SW</mark>	000	1001	XXX	000

Note: Those who do the same alu process are the same color.

### **Control Unit Values:**

Rtype instruction ALUop=001

For I type instructions, I set the aluctr values to aluop.

#### Alu Control Unit Values:

#### Aluctr<2>

#### Aluctr<1>

```
and(r5,notF0,notF2); //0x0 condition
and(r6,func[0],func[2]); //1x1 cond
or(r7,r5,r6); //1x1 or 0x0
and(r8,r7,isRtype); // rtype
```

```
and(r9,notRtype,AluOp[1]); // if notRtype and AluOp[1]==1
or(Aluctr[1],r9,r8);
```

#### Aluctr<0>

```
and(r10,func[0],func[1]); // x11 cond
or(r11,r10,func[2]); // x11 or 1xx
and(r12,r11,isRtype); // rtype
and(r13,notRtype,AluOp[0]);// if notRtype and AluOp[0]==1
or(Aluctr[0],r13,r12);
```

#### 2-) Tests

1. Alu control testbench:

```
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2
 -- Compiling module alu control testbench
# Top level modules:
       alu_control_testbench
ModelSim> vsim work.alu_control_testbench
# vsim work.alu control testbench
# Loading work.alu control testbench
# Loading work.alu control
VSIM 4> step -current
# time= 0, alu op=001, function=000, alu ctr=110
time=20, alu op=001, function=001, alu ctr=000
time=40, alu op=001, function=010, alu ctr=010
time=60, alu op=001, function=011, alu ctr=001
time=80, alu op=001, function=100, alu ctr=101
# time=100, alu op=001, function=101, alu ctr=111
VSIM 5>
```

2. Control\_unit\_testbench:

```
# vsim work.control_unit_testbench
# Loading work.control_unit_testbench
# Loading work.control_unit
# VSIM 4> step -current
# time= 0, opcode=0000, branch=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=0, RegDest=1, ALUOp=001
# time=20, opcode=0001, branch=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=000
# time=40, opcode=0010, branch=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=110
# time=80, opcode=0101, branch=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=111
# time=80, opcode=0101, branch=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=101
# time=100, opcode=0101, branch=1, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=0, RegWrite=0, RegDest=0, ALUOp=010
# time=120, opcode=0111, branch=1, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=0, RegWrite=0, RegDest=0, ALUOp=100
# time=140, opcode=0111, branch=0, MemRead=0, MemtoReg=0, MemWrite=0, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=100
# time=180, opcode=1001, branch=0, MemRead=1, MemToReg=1, MemWrite=0, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=000
# time=180, opcode=1001, branch=0, MemRead=1, MemToReg=1, MemWrite=1, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=000
# time=180, opcode=1001, branch=0, MemRead=0, MemtoReg=0, MemWrite=1, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=000
# time=180, opcode=1001, branch=0, MemRead=0, MemtoReg=0, MemWrite=1, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=000
# time=180, opcode=1001, branch=0, MemRead=0, MemtoReg=0, MemWrite=1, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=000
# time=180, opcode=1001, branch=0, MemRead=0, MemtoReg=0, MemWrite=1, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=000
# time=180, opcode=1001, branch=0, MemRead=0, MemtoReg=0, MemWrite=1, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=000
# time=180, opcode=1001, branch=0, MemRead=0, MemtoReg=0, MemWrite=1, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=000
# time=180, opcode=1001, branch=0, MemRead=0, MemToReg=1, MemWrite=0, ALUSrc=1, RegWrite=0, RegDest=0, ALUOp=000
# tim
```

3. Mips data mem testbench:

```
vlog -vlog01compat -work work +incdir+C:/altera/13.1/workspace/mips_16 {C:/altera/13.1/workspace/mips_16/m
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module mips data mem
# Top level modules:
     mips data mem
vlog -reportprogress 300 -work work C:/altera/13.1/workspace/mips 16/mips data mem testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module mips_data_mem_testbench
# Top level modules:
     mips_data_mem_testbench
ModelSim> vsim work.mips_data_mem_testbench
# vsim work.mips_data_mem_testbench
# Loading work.mips data mem testbench
# Loading work.mips_data_mem
VSIM 4> step -current
f time= 0, write_data=0111111110000000000000000000001, adress=000000000000000000000000000001,
 VSIM 5>
                    sim-/mins data mem testhench
Now: 60 ps Delta: 0
```

Mips\_registers\_testbench: <u>The r0 always remains 0.</u>

5. Sign extender testbench:

6. Branch mux testbench:

```
⚠ Library × 🗐 sim ×
                                                                          4 }
vlog -reportprogress 300 -work work C:/altera/13.1/workspace/mips_16/branch_mux_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
  - Compiling module branch_mux_testbench
# Top level modules:
     branch_mux_testbench
ModelSim> vsim work.branch_mux_testbench
# vsim work.branch_mux_testbench
 Loading work.branch_mux_testbench
 Loading work.branch mux
# Loading work.mux_32tol_bit
# Loading work.mux_3tol_bit
# Loading work.mux_2tol_bit
VSIM 4> step -current
f time= 0, branch_pc=00000000000000000000000000001, pc_add_4=00000000000000000000000000011,
 # time=40, branch_pc=00000000000000000000000000001, pc_add_4=0000000000000000000000000011,
  VSIM 5>
                    cim-/hranch muy testhench
 w.60 ne Deltar 0
```

7. Mips instr mem testbench:

```
Processes (Active) =
                                                            ▼ Name
                                                                           Type (filter
Library X Isim X
                                                        4 Þ
# -- Compiling module mips_instr_mem_testbench
 ** Warning: C:/altera/13.1/workspace/mips_16/mips_instr_mem_testbench.v(9): (vlog-2600) [RDGN] - Redundant
  ** Warning: C:/altera/13.1/workspace/mips 16/mips instr mem testbench.v(12): (vlog-2600) [RDGN] - Redundar
  ** Warning: C:/altera/13.1/workspace/mips_16/mips_instr_mem_testbench.v(15): (vlog-2600) [RDGN] - Redundar
 Top level modules:
      mips instr mem testbench
ModelSim> vsim work.mips_instr_mem_testbench
# vsim work.mips_instr_mem_testbench
# Loading work.mips_instr_mem_testbench
# Loading work.mips_instr_mem
VSIM 4> step -current
  VSIM 5> .
 invalid command name ","
```

8. Equal\_32bit\_testbench:

```
Library X sim X
Transcript :
# Top level modules:
        equal_32bit
vlog -reportprogress 300 -work work C:/altera/13.1/workspace/mips 16/equal 32bit testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
  -- Compiling module equal_32bit_testbench
# Top level modules:
       equal_32bit_testbench
ModelSim> vsim work.equal_32bit_testbench
# vsim work.equal 32bit_testbench
# Loading work.equal_32bit_testbench
# Loading work.equal_32bit
# Loading work.equal_3bit
# Loading work.equal lbit
VSIM 4> step -current
# time= 0, number1=0000000000000000000000000000001, number2=000000000000000000000000001, result=1,
# time=20, number1=000000000000000000000000000000, number2=00000000000000000000000000011, result=0,
# time=40, number1=000000000000000000000000000001, number2=0000000000000000000000000001, result=0,
```

Not: There are other testbenches, but I only put the tests of those directly related to mips.

9. Mips testbench: All the instructions have been tried at least 2 times.

```
VSIM 5> step -current
# Time: 0, clk:1,
regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
--Sinyaller--
regWrite:0, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:1, Branch:0
Time: 40. clk:1.
regWrite:1, AluSrc:1, RegDst:0, MemtoReg:1, MemRead:1, MemWrite:0, Branch:0
Time:60, clk:1, --Sinyaller--
regWrite:0, AluSrc:0, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:1
   Islemdeki instruction:0101011101000001
Time: 80, clk:1,
--Sinyaller--
regWrite:1, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
```

```
# Time:100, clk:1,
 --Sinyaller
# regWrite:0. AluSrc:0. RegDst:0. MemtoReg:0. MemRead:0. MemWrite:0. Branch:1
 Program Counter:000000000000000000000000000110,Next Program Counter 00000000000000000000000111,
 Islemdeki instruction:0110011100000001
Time: 120. clk:1.
--Sinyaller--
regWrite:0, AluSrc:0, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:1
 Islemdeki instruction:0110011101000001
ALU input1:000000000000000000000000011, ALU input2:0000000000000000000000011
 Time: 140, clk:1,
 --Sinyaller--
regWrite:1, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
 Program Counter:000000000000000000000000000001,Next Program Counter 0000000000000000000000000110,
# Time:160, clk:1,
 regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
# regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
# Time:200, clk:1,
 --Sinyaller
# regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
 Program Counter:0000000000000000000000000000000100, Next Program Counter 00000000000000000000000001101,
# Time: 220, clk:1,
 --Sinvaller-
# regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
# Program Counter:0000000000000000000000000001101, Next Program Counter 00000000000000000000000001110,
 Islemdeki instruction:0000101100010010
 # Time:240, clk:1.
 --Sinyaller
# regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
 Program Counter:000000000000000000000000001110,Next Program Counter 0000000000000000000000001111,
 Islemdeki instruction:0000111100011010
# result:00000000000000000000000000000111 ALUControl:010 write data=0000000000000000000000000000111 write reg=011
# Time:260, clk:1,
 --Sinyaller
# regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
 Islemdeki instruction:0000111011010011
# ALU_input1:00000000000000000000000100111, ALU_input2:0000000000000000000000111
# result:0000000000000000000000000000000000 ALUControl:001 write_data=0000000000000000000000000000000 write_reg=010
# Time: 280, clk:1.
 --Sinyaller
 regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
Islemdeki instruction:0000111001110011
```

```
# Time:300, clk:1,
--Sinvaller-
regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
Islemdeki instruction:0000111011100100
Time: 320, clk:1,
 --Sinvaller
regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
Islemdeki instruction:0000111001101100
 --Sinvaller
regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
Islemdeki instruction:0000001110010101
 # Time:360. clk:1
 --Sinyaller
regWrite:1, AluSrc:0, RegDst:1, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
Islemdeki instruction:00000010111111101
# Time:380, clk:1,
regWrite:1, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
Program Counter:00000000000000000000000000001011,Next Program Counter 0000000000000000000000001110,
Islemdeki instruction:0010101001111111
# result:111111111111111111111111110101000 ALUControl:110 write_data=111111111111111111111111110101000 write_reg=001
# Time: 400, clk:1,
 --Sinvaller-
# regWrite:1, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
# Islemdeki instruction:0010001011110111
# result:1111111111111111111111111110100000 ALUControl:110 write_data=11111111111111111111111111110100000 write_reg=011
 --Sinyaller-
# regWrite:1, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
 Program Counter:000000000000000000000000001011, Next Program Counter 00000000000000000000000011000,
# Islemdeki instruction:0011101001011000
# ALU input1:11111111111111111111111110101000, ALU input2:000000000000000000000000011000
# Time: 440. clk:1.
 --Sinvaller-
# regWrite:1, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
# Program Counter:0000000000000000000000000000001000, Next Program Counter 00000000000000000000000011001,
 Islemdeki instruction:0011001011001010
# Time:460, clk:1,
--Sinyaller
# regWrite:1, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
# Program Counter:00000000000000000000000000011001, Next Program Counter 0000000000000000000000011010,
 Islemdeki instruction:0100101001011000
# result:0000000000000000000000000000111 ALUControl:101 write_data=000000000000000000000000111 write_reg=001
# Time:480, clk:1,
 --Sinyaller-
# regWrite:1, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
 Program Counter:00000000000000000000000000011010,Next Program Counter 0000000000000000000000001111,
 Islemdeki instruction:0100001011100010
```

```
# --Sinyaller-
# regWrite:1, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
# Program Counter:000000000000000000000000001011, Next Program Counter 00000000000000000000000011100,
# Islemdeki instruction:0111001100011000
# ALU input1:00000000000000000000000100011, ALU input2:0000000000000000000000011000
# Time:520, clk:1,
 --Sinyaller-
# regWrite:1, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:0, Branch:0
# Program Counter:000000000000000000000000011100, Next Program Counter 0000000000000000000000011101,
# Islemdeki instruction:0111100101000010
 --Sinvaller-
# regWrite:0, AluSrc:1, RegDst:0, MemtoReg:0, MemRead:0, MemWrite:1, Branch:0
Islemdeki instruction:1001101111000111
# Time:560. clk:1.
# regWrite:1, AluSrc:1, RegDst:0, MemtoReg:1, MemRead:1, MemWrite:0, Branch:0
Program Counter:00000000000000000000000011110,Next Program Counter 0000000000000000000000011111,
# Islemdeki instruction:1000101001000111
# result:00000000000000000000000000000000 ALUControl:000 write_data=00000000000000000000000010111 write_reg=001
# ** Note: $finish : C:/altera/13.1/workspace/mips_16/m
# Time: 580 ps Iteration: 0 Instance: /mips_testbench
           : C:/altera/13.1/workspace/mips_16/mips_testbench.v(13)
registers.mem:
000000000000000000000000000000011
00000000000000000000000000100101
0000000000000001100000011111101
0000000000000000000000001000111
res registers.mem:
00000000000000000000000001010111
0000000000000000000000001010111
0000000000000000000000000011000
00000000000000000000000001010101
00000000000000000000000001010111
```

# Time:500, clk:1,

Not: There is also the res data.mem file for data memory.