
# CSE 331 COMPUTER ORGANIZATION UĞUR ER 1901042262

#### **PART1:**

Control1bit and control32bit.

Sir, I made part1 over the internet from an online compiler. When I run it on Modelsim, it gave a warning and didn't work. I still uploaded it. It says modelsim is not supported.



#### PART2

#### 1-)32 BIT ADDER

First the half adder was designed. then a full adder was made from a half adder. then 4\_bit\_adder was made using full adder. Then 32 bit adder was designed using 8 4 bit adders.

```
vlog -reportprogress 300 -work work C:/altera/13.1/workspace/tut01/_32bit_adder_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module _32bit_adder_testbench
# Top level modules:
       _32bit_adder_testbench
ModelSim> vsim work. 32bit adder_testbench
# vsim work._32bit_adder_testbench
# Loading work._32bit_adder_testbench
# Loading work._32bit_adder
# Loading work. 4bit adder
# Loading work.full_adder
# Loading work.half adder
VSIM 5> step -current
# time = 0, a =
                                      000000000, b=
                                                                          ffffffff, answer=
                                                                                                                   ffffffff
# time = 20, a =
                                       ffffffff, b=
                                                                          ffffffff, answer=
                                                                                                                   fffffffe
# time = 40, a =
                                       0003ffff, b=
                                                                          ffffffff, answer=
                                                                                                                   0003fffe
# time = 60, a =
                                       0003ffff, b=
                                                                          000000000, answer=
                                                                                                                   0003ffff
VSIM 6> step -current
VSIM 6>
```

### 2-)XOR

32 1-bit xor operations were performed using for.

#### 3-)SUB

After performing the not operation on the 2nd input, addition(32bitadder) the 2nd input with the 1st input was called.

#### 4-)SLT

Subtracts 2 numbers and returns the number in bit 32 as the result

```
vlog -reportprogress 300 -work work C:/altera/13.1/workspace/tut01/_32bit_slt_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module _32bit_slt_testbench
# Top level modules:
        _32bit_slt_testbench
ModelSim> vsim work._32bit_slt_testbench
# vsim work._32bit_slt_testbench
 Loading work. 32bit slt testbench
Loading work. 32bit slt
# Loading work._32bit_sub
# Loading work. 32bit adder
  Loading work. 4bit adder
  Loading work.full_adder
# Loading work half adder
VSIM 4> step -current
                                          11111111, b=
# time = 20, a =
                                          99999999, b=
                                                                               111111111, result=1
# time = 40, a =
                                          11111111, b=
                                                                               11111111, result=0
```

# 5-)NOR

32 1-bit nor operations were performed using for.

```
A Transcript
# Top level modules:
     _32bit_nor
vlog -reportprogress 300 -work work C:/altera/13.1/workspace/tut01/_32bit_nor_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module 32bit nor testbench
# Top level modules:
     _32bit_nor_testbench
ModelSim> vsim work._32bit_nor_testbench
# vsim work._32bit_nor_testbench
# Loading work._32bit_nor_testbench
# Loading work. 32bit nor
VSIM 4> step -current
# time = 60, a =0000000000000111111111111111111, b=000000000000000000000000, answer=11111111111111100000000000000000
```

### 6-)AND

# 32 1-bit and operations were performed using for.

# 7-)OR

### 32 1-bit or operations were performed using for.

## 8-)MUX32bit

#### 32 1bit 8e3 muxes are used.

```
### Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012

- - Compiling module mux_32bit

- To level modules:

- mux_32bit

- Vlog -reportprogress 300 -work work C:/altera/13.1/workspace/tut01/_32bit mux_testbench.v

- Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012

- - Compiling module _32bit_mux_testbench

- Compiling modules:

- Top level modules:

- Top level modules:

- Top level modules:

- Loading work _32bit_mux_testbench

- Very mork_32bit_mux_testbench

- Very mork_32bit_mux_testbench

- Loading work_32bit_mux_testbench

- Loading work_32bit_mux_testbench

- Loading work.mux_12bit_mux_testbench

- Loading work.mux_12bit_mux_testbench

- Loading work.mux_1bit

- Loading work.mux_1bit
```

### 9-)ALU

```
A Transcript =
Region: / 32bit_alu_testbench/alu32/MUX1
VSIM 4> step -current
```