

Pin allocations for PIC18F46Q71-I/P x2-timer-ng-build-3
PJ 2024-07-01

PIC18F46Q71-I/P				
	1	2	3	4
MCLR#	1	RE3	RB7	40
C1IN0- (ANa)	2	RA0	RB6	39
(NC)	3	RA1	RB5	38
(NC)	4	RA2	RB4	37
(NC)	5	RA3	RB3	36
(NC)	6	RA4	RB2	35
(NC)	7	RA5	RB1	34
LED_PWR	8	RE0	RB0	33
LED_ARMa	9	RE1	VDD	32
LED_ARMb	10	RE2	RB6	31
+5V	11	VDD	RD7	30
GND	12	VSS	RD6	29
(NC)	13	RA7	RD5	28
(NC)	14	RA6	RD4	27
TX1	15	RC0	RC7	26
RTS1	16	RC1	RC6	25
OUT0a	17	RC2	RC5	24
OUT0b	18	RC3	RC4	23
OUT1a	19	RD0	RD3	22
OUT1b	20	RD1	RD2	21

Notes:


24 Jun 2024

X2-timer-ng-build3

PIC18F46Q71 pin assignments

↑ 6 tracks for (analog input x 2)

ICSP HEADER



24 Jun 2024

x2 timer ng build 3

- analog input arrangement; want two of these above the PIC18 on the strip board (from page 23 28 Dec 2018 notebook)

