
Complile model 422 Miles



#### Main Points

Overhead ระบบชางงพรคลงนาล/เวลาใน พรูทำงานให้มากที่สุด

- Address Translation Concept
- How do we convert a virtual address to a physical address?

  • Flexible Address Translation
- - Base and bound
  - Segmentation
- @ (22) RWZ Mab

- Paging
- Multilevel translation
- Efficient Address Translation
  - Translation Lookaside Buffers TLF
  - Virtually and physically addressed caches

#### Address Translation Goals

• Memory protection เกิด isolation ระหว่าง process


Wemory sharing แห่งระหว่างกัน เพื่อประหวัด

- Shared libraries, interprocess communication mem สีสำกัด

- Sparse addresses memory ที่ ขางชาวิกา
  - Multiple regions of dynamic allocation (heaps/stacks)

- Efficiency โระสิทธิภาพ
   Memory placement กรางที่สาดเพื่อ ทำ process
   Ner HEAD โรแบบกละเลื่องสาด เมลาที่ ใช้ ในกรประหวล ผล physical —> Logical
   Runtime lookup เมลาที่ ใช้ ในกรประหวล ผล physical —> Logical
  - Compact translation tables Into hillingulavan Logical -> physical

# Virtually Addressed Base and Bounds งงาก




# Activity #1

Drawback of Base and Bounds

#### ด้องเป็นสินเสียวกัน Allocateใส่ได้ Virtually Addressed Base and Bounds

- Pros? 408 Simple William



- Fast (2 registers, adder, comparator) ให้ใดผลนัก นากนักเรื่อ
- Safe
- Can relocate in physical memory without changing process
   Cons? ได้เรียง
- - Can't keep program from accidentally overwriting its own code pointer ชีลิก เชียนกับ code เกิม เกิด เสียนาย์ดั
  - Can't share code/data with other processes was code and a state of the code of the code
  - Can't grow stack/heap as needed งยางไม่ได้


ENSTE SISTEN Code Data Neap Stack of MSO Stack bay protect súloi

# Segmentation Trivorcess


land Base Bound

- Segment is a contiguous region of virtual memory
- Each process has a segment table (in hardware)
  - Entry in table = segment
- Segment can be located anywhere in physical memory
  - Each segment has: start, length, access permission
- Processes can share segments
  - Same start, length, same/different access permissions

#### Segmentation



		Segment		length	( 2AO
2 bit segment # 12 bit offset	code	0x4000		0x700	วะวังการบวกเลขฐาน 16!!!!!!
	data	0	0x500		aš
	heap	-		-	
Virtual Memory	stack	0x2000	f 4000 h -	0x1000	Physical Memory
แปลงเป็นเลขฐาน 2 =	00 0010 010	<b>\</b>			
main <mark>: 240 ฐาน 16 🏻 ^</mark>	store #1108, r2		x: 10	8	a b c <b>\</b> 0
244	store pc+8, r31		•••		
248	jump 36	0	main	: 4240	store #1108, r2
24c			4244		store pc+8, r31
			4248	1	jump 360
strlen: 360	loadbyte (r2), r3		424c		
			•••		
420	jump (r31)		strlen: 4360		loadbyte (r2),r3
•••			•••		
x: 1108	a b c \0		4420		jump (r31)
•••			•••		



## Activity #2

ข้อด้อย

Drawback of Segmentation

#### Segmentation

- Pros?
  - Can share code/data segments between processes
  - Can protect code segment from being overwritten
  - Can transparently grow stack/heap as needed
  - Can detect if need to copy-on-write
- Cons?
  - Complex memory management
    - Need to find chunk of a particular size and which

- Need to lind chunk of a particular size and the fragment of a month of the manner of make room for new segment or growing segment


• External fragmentation: wasted space between chunks

allo cation ทั่ว mรบาที่ว่าอ(ว่าวางคิดกัน แค่ในน กี ... byte) สแกนหลางครึ่ง /ครื่อเกี่ยว นานขึ้น 4 segment



- Manage memory in fixed size units, or pages
- Finding a free page is easy
  - -Bitmap allocation: 001111110000001100
  - Each bit represents one physical page frame
- Each process has its own page table
  - Stored in physical memory
  - Hardware registers
    - pointer to page table start
    - page table length


# Paged Translation (Abstract)



### Paged Translation (Implementation)

Physical

Memory Frame 0 Physical page number 0=rown 0 Frame 1 Offset Frame Processor 9. Karonsolub Para Table Frame 5 Address Access Page # Address ..... Offset Physical Address Offiset Frame M



Activity #3

• Drawback of paging

า เร็ว ในพรนาพื้นที่ว่าง



2 vans segment n'anyors heap/stack milast l'adourelocate missay

### Sparse Address Spaces

- Might want many separate dynamic page sizelun page table lungith
  Pointly RAM (frame) guralun segments
  - Per-processor heaps
  - Per-thread stacks
  - Memory-mapped files
  - Dynamically linked libraries was look-up table militarian
- What if virtual address space is large?
  - 32-bits, 4KB pages => 500K page table entries
  - 64-bits => 4 quadrillion page table entries

4,000,000,000 page /bits xmun byoy

#### Multi-level Translation

break down mong som liken

- Tree of translation tables
  - Paged segmentation
  - Multi-level page tables
  - Multi-level paged segmentation
- Fixed-size page as lowest level unit of allocation
  - Efficient memory allocation (compared to segments)
  - Efficient for sparse addresses (compared to paging)
  - Efficient disk transfers (fixed size units)
  - Easier to build translation lookaside buffers
  - Efficient reverse lookup (from physical -> virtual)
  - Variable granularity for protection/sharing

Paged Segmentation

on 102 Level 0 = segment table


is segmented

in segmented

in segmented

- Process memory is segmented
- Segment table entry:
  - Pointer to page table
  - Page table length (# of pages in segment)
  - Access permissions
- Page table entry:
  - Page frame
  - Access permissions
- Share/protection at either page or segment-level

#### Paged Segmentation (Implementation)




ฐายมาย page แก้ชีญนา ชื่อมูลในที่ ก่า 1 frame

# Multilevel Paging

มีขลางการาง

Physical Memory



# Activity #4

Drawback of Multilevel translation

1 ประสิทธิภาพในพรใช้สันที่ RAM ไม่ถื 2 บนาด ของข้อมูล ใช้ใน Ms translation ซับซ้อน ลกกีนกาเดิม 3 มีภาพชับซับน์ในพรอ่าน ทำในัสน ช้ากว่าเดิม

#### Multilevel Translation

Pros:

 Allocation

 Allocate/fill only page table entries that are in use

Simple memory allocation
 Share at segment or page level แชร์ได้

#### Cons:

- Space overhead: one pointer per virtual page
- Two (or more) lookups per memory reference
  − มีด.ชับชังนโนพร์ดู

### Activity #5


- Accelerate multilevel translation
  - Possible?
  - How?

#### Efficient Address Translation

- Translation lookaside buffer (TLB)


  Cache of recent virtual page -> physical page translations and the TLB and
- If cache hit, use translation เชื่อวาเลขอก translation ก่อนชายสาน
- \_ If cache miss, walk multi-level page table Data ใช้ บองคำอใน TLB
  - Cost of translation =
    - Cost of TLB lookup +
    - Prob(TLB miss) \* cost of page table lookup

### TLB and Page Table Translation



# TLB Lookup

Physical Memory



#### Address Translation Uses

- Process isolation
  - Keep a process from touching anyone else's memory, or the kernel's
- Efficient interprocess communication
  - Shared regions of memory between processes
- Shared code segments
  - E.g., common libraries used by many different programs
- Program initialization
  - Start running a program before it is entirely in memory
- Dynamic memory allocation
  - Allocate and initialize stack/heap pages on demand

#### Address Translation (more)

- Cache management
  - Page coloring
- Program debugging
  - Data breakpoints when address is accessed
- Zero-copy I/O
  - Directly from I/O device into/out of user memory
- Memory mapped files
  - Access file data using load/store instructions
- Demand-paged virtual memory
  - Illusion of near-infinite memory, backed by disk or memory on other machines