


Virtual Memory

Definitions

- Cache
 - Copy of data that is faster to access than the original
 - Hit: if cache has copy
 - Miss: if cache does not have copy
- Cache block หน่วยเก็บ block
 - Unit of cache storage (multiple memory locations)
- Temporal locality การใช้งานซ้ำๆ ติดกัน: loop
 - Programs tend to reference the same memory locations multiple times
 - Example: instructions in a loop
- Spatial locality หน่วยเก็บใกล้เคียงกัน Array
 - Programs tend to reference nearby locations
 - Example: data in a loop

Cache Concept (Read)


*M processor
request data in cache*



Cache Concept (Write)

write through

write through



Write through: changes sent immediately to next level of storage

ပြန်တင်ပါလိမ့်


ခုနစ်ခုနစ်ခု နှင့် ပ. ချိတ်ဆက်
ကိစ္စက ချိတ် lock ကို cache

Write back: changes stored in cache until cache block is replaced

ခုနစ် I/O ကို RAM ကိုဆက်

replaced နှင့် ဆို - ပြန်တင် cache - တစ် block ထဲ - ပြန်တင် RAM (ကိစ္စ)


Memory Hierarchy




Cache	Hit Cost	Size
1st level cache/first level TLB	1 ns	64 KB
2nd level cache/second level TLB	4 ns	256 KB
3rd level cache	12 ns	2 MB
Memory (DRAM) <small>ใช้ร่วมกันทั้งระบบ</small>	100 ns	10 GB
Data center memory (DRAM) <small>ใช้ร่วมกันทั้งระบบ + ใช้งานในหลาย</small>	100 μ s	100 TB
Local non-volatile memory	100 μ s	100 GB
Local disk	10 ms	1 TB
Data center disk	10 ms	100 PB
Remote data center disk	200 ms	1 XB

i7 has 8MB as shared 3rd level cache; 2nd level cache is per-core

Cache hit rate



Example of cache hit rate over time



Main Points


- Can we provide the illusion of near infinite memory in limited physical memory?
 - Demand-paged virtual memory
 - Memory-mapped files
- How do we choose which page to replace? *Algorithm*
 - FIFO, MIN, LRU, LFU, Clock *จัดอันดับ*
- What types of workloads does caching work for, and how well? *ลักษณะ*
 - Spatial/temporal locality vs. Zipf workloads *ลักษณะการเข้าถึงข้อมูล vs. การกระจายข้อมูล*

Hardware address translation is a power tool


- Kernel trap on read/write to selected addresses
 - Copy on write
 - Fill on reference
- Demand paged virtual memory
- Memory mapped files
- Modified bit emulation
- Use bit emulation

} สิ่งที่ไม่ได้

Demand Paging (Before)



Demand Paging (After)



Demand Paging

1. TLB miss
2. Page table walk *မူလပုံစံမရှိပါက Invalid*
3. Page fault (page invalid in page table) *မရှိပါက Invalid*
4. Trap to kernel
5. Convert virtual address to file + offset
6. Allocate page frame
 - Evict page if needed
7. Initiate disk block read into page frame *ဒီဟာက ဒီဟာက block*
ဒီဟာက block ကို copy
ဆွဲပါ frame မှာ
8. Disk interrupt when DMA complete
9. Mark page as valid *ဒီဟာက access ကို Invalid မှာ*
10. Resume process at faulting instruction *return*
11. TLB miss
12. Page table walk to fetch translation
13. Execute instruction

Allocating a Page Frame

- Select old page to evict
- Find all page table entries that refer to old page
 - If page frame is shared
- Set each page table entry to invalid
- Remove any TLB entries
 - Copies of now invalid page table entry
- Write changes on page back to disk, if necessary


How do we know if page has been modified?

- frame 93/12/12
Set Array 93/12 bit map allocation


- Every page table entry has some bookkeeping
 - Has page been modified?
 - Set by hardware on store instruction
 - In both TLB and page table entry
 - Has page been recently used?
 - Set by hardware on in page table entry on every TLB miss
- Bookkeeping bits can be reset by the OS kernel
 - When changes to page are flushed to disk
 - To track whether page is recently used

Keeping Track of Page Modifications (Before)

monitor frame 3 หน้าที่อะไร?



Keeping Track of Page Modifications (After)



bookkeeping bit

Virtual or Physical Dirty/Use Bits

- Most machines keep dirty/use bits in the page table entry
- Physical page is
 - Modified if *any* page table entry that points to it is modified
 - Recently used if *any* page table entry that points to it is recently used
- On MIPS, simpler to keep dirty/use bits in the core map
 - Core map: map of physical page frames

9x

only pbt in any dirty map

Models for Application File I/O

- Explicit read/write system calls
 - Data copied to user process using system call
 - Application operates on data
 - Data copied back to kernel using system call
- Memory-mapped files
 - Open file as a memory segment
 - Program uses load/store instructions on segment memory, implicitly operating on the file
 - Page fault if portion of file is not yet in memory
 - Kernel brings missing blocks into memory, restarts process

Advantages to Memory-mapped Files

- Programming simplicity, esp for large files
 - Operate directly on file, instead of copy in/copy out
- Zero-copy I/O
 - Data brought from disk directly into page frame
- Pipelining
 - Process can start working before all the pages are populated
- Interprocess communication
 - Shared memory segment vs. temporary file

||๑: มีมอดูลของ kernel ที่ช่วย
2 process share page, ดีมาก

Cache Replacement Policy

- On a cache miss, how do we choose which entry to replace?
 - Assuming the new entry is more likely to be used in the near future
 - In direct mapped caches, not an issue!
- Policy goal: reduce cache misses
 - Improve expected case performance
 - Also: reduce likelihood of very poor performance

เป็นแบบ

การเลือกข้อมูล

A Simple Policy


- Random?
 - Replace a random entry
- FIFO?
 - *เข้า cache ก่อน ถูกกำจัดออก*
Replace the entry that has been in the cache the longest time
 - What could go wrong?

FIFO in Action



Reference	A	B	C	D	E	A	B	C	D	E	A	B	C	D	E
1	A				E				D				C		
2		B				A				E				D	
3			C				B				A				E
4				D				C				B			

Worst case for FIFO is if program strides through memory that is larger than the cache



MIN, LRU, LFU

- MIN
 - Replace the cache entry that will not be used for the longest time into the future
 - Optimality proof based on exchange: if evict an entry used sooner, that will trigger an earlier cache miss
- Least Recently Used (LRU)
 - Replace the cache entry that has not been used for the longest time in the past
 - Approximation of MIN
- Least Frequently Used (LFU)
 - Replace the cache entry used the least often (in the recent past)

LRU/MIN for Sequential Scan

LRU															
Reference	A	B	C	D	E	A	B	C	D	E	A	B	C	D	E
1	A				E				D				C		
2		B				A				E				D	
3			C				B				A				E
4				D				C				B			
MIN															
1	A					+					+			+	
2		B					+					+	C		
3			C					+	D					+	
4				D	E					+					+

LRU															
Reference	A	B	A	C	B	D	A	D	E	D	A	E	B	A	C
1	A		+				+				+			+	
2		B			+								+		
3				C					E			+			
4						D		+		+					C
FIFO															
1	A		+				+		E			+			
2		B			+						A			+	
3				C									B		
4						D		+		+					C
MIN															
1	A		+				+				+			+	
2		B			+								+		C
3				C					E			+			
4						D		+		+					

ปฏิกิริยา

เพิ่ม cache 9un; Hit 100%

Belady's Anomaly

cache 3 slot hit 3 ครั้ง

FIFO (3 slots)												
Reference	A	B	C	D	A	B	E	A	B	C	D	E
1	A			D			E					+
2		B			A			+		C		
3			C			B			+		D	

FIFO (4 slots)												
1	A				+		E				D	
2		B				+		A				E
3			C						B			
4				D						C		

cache 4 slot hit 2 ครั้ง

Recap

การวัด Reference เพื่อเปรียบเทียบ

- MIN is optimal
 - replace the page or cache entry that will be used farthest into the future
- LRU is an approximation of MIN

การประมาณ

 - For programs that exhibit spatial and temporal locality