

$$y_0 = \bar{a} \bar{b} \bar{c}$$

$$y_1 = \bar{a} \bar{b} c$$

$$y_2 = \bar{a} b \bar{c}$$




:

$$y_6 = a b \bar{c}$$

$$y_7 = a b c$$

3 to 8 decoder


a	b	c	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1



a_0	a_1	a_2	a_3	a_4	a_5	a_6	a_7	y_2	y_1	y_0
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0

What if all inputs are zero?

What if multiple inputs are 1?




$$l = \bar{a} b$$

$$e = \bar{a} \bar{b} + a b$$

$$g = a \bar{b}$$

Slide-4



a	b	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

SOP

$$S = \bar{a}\bar{b}C_{in} + \bar{a}b\bar{C}_{in} + a\bar{b}\bar{C}_{in}$$

$$+ abC_{in}$$

$$C_{out} = \bar{a}bC_{in} + a\bar{b}C_{in} + ab\bar{C}_{in}$$


$$+ abc_{in}$$

POS

$$S = (a+b+C_{in})(a+\bar{b}+\bar{C}_{in})(\bar{a}+b+\bar{C}_{in})(\bar{a}+\bar{b}+C_{in})$$



$$C_{out} = (a+b+C_{in})(a+b+\bar{C}_{in})(a+\bar{b}+C_{in})(\bar{a}+b+C_{in})$$

Slide-5





Slide-5
ROM for full adder

S	Count
0	0
1	0
1	0
0	1
1	0
0	1
0	1
1	1




Cross-coupled inverter
Simplest storage element



$$\tau \geq t_{\text{prop}} + t_f + t_{\text{setup}} + t_{\text{skew}}$$


$$t_f = \max_i^L f$$

D-latch




Slide - 10


D-latch to D-flip flop




Positive edge-triggered DFF




Slide - 11





always @ clk \equiv level-triggered latch



new x
f starts computing



can affect input of g


Decompose f and g

$$f \equiv f_2 \circ f_1, \quad g \equiv g_2 \circ g_1$$




→ It may not always be possible to decompose combinational computation like this.

→ Needs to maintain two clock signals that are exactly out of phase.




A four-bit register

- Can read contents at any time
- Can write only on rising edge of clock.




A register file with two read ports and one write port. The RF has 16 registers and each register is 32 bits wide.



Read latency can be high due to large MUXes.

Reading from register file





A narrow pulse is presented at WE input

Writing to a register file


How to extend to multiple write ports?

Write reg. data 1
data 2





Write
Reg. no. 1



Write Reg.
no. 2





Write data 2

Write data 1



clock routing not shown, but same as before.

$$\text{clk}_m = \text{decoderout}_1[m] \cdot \text{WE} + \text{decoderout}_2[m] \cdot \text{WE}$$


Writing to a Register file




Assumption: $OE1 \& OE2 = 0$



One bit needed to select a rank and the chip selects of that rank is only enabled.



Row x Column organization of a DRAM bank



Internals of a DRAM chip

Example: 512Mbit DRAM chip with 4 banks, 16K rows, 1K columns, x8


$$\text{Chip capacity} = 512 \text{ Mbit} = 2^{29} \text{ bits}$$

$$\text{Capacity of one bank} = \frac{2^{29}}{4} \text{ bits} = 2^{27} \text{ bits}$$

$$\text{Number of bits in a row} = \frac{2^{27}}{16K} = \frac{2^{27}}{2^{14}} = 2^{13} = \text{no. of bitlines}$$

$$\text{Number of columns} = \frac{\text{no. of bitlines}}{\text{bits per column}} = \frac{2^{13}}{8} = 2^{10} = 1K$$

x8 chip



Timing parameters:

t_{RP} = time to precharge a bank

t_{RCD} = time between row activate command and column access

t_{CAS} = time to access columns

Row hit latency = $t_{CAS} + BL/2$

Row miss latency = $t_{RCD} + t_{CAS} + BL/2$

Row conflict latency = $t_{RP} + t_{RCD} + t_{CAS} + BL/2$


$BL/2$ cycles are the channel transfer time.

Usually, $t_{RP} = t_{RCD} = t_{CAS}$

Typical DRAM module spec : DDR_x - 2400 15-15-15
 \uparrow
 \uparrow twice freq in MHz
 $x \in \{2, 3, 4\}$ t_{CAS} t_{RCD}
 t_{RP}


Slide - 49

Addr.



Byte address: 0, 1, 2, ..., 63 ← Block no. 0
 64, 65, 66, ..., 127 ← Block no. 1
 128, 129, 130, ..., 191 ← Block no. 2
 192, 193, 194, ..., 255 ← Block no. 3

channel 0 channel 1



Slide - 50

Accessing a data structure sequentially: (assume 1 channel)

Row 0, Rank 0, Bank 0, [columns]

Row 0, Rank 0, Bank 1, [columns]

⋮
Row 0, Rank 0, Bank n, [columns]

Row 0, Rank 1, Bank 0, [columns]


⋮
Row 0, Rank 1, Bank n, [columns]

Row 0, Rank 2, Bank 0, [columns]

⋮
Row 0, Rank r, Bank n, [columns]

Row 1, Rank 0, Bank 0, [columns]

⋮



FSM with nine states and one-bit input. The input that triggers a state transition is shown on the arc for that state transition.

There are two branch points: one at state 4 and another at state 7. So, two dispatch ROMs would be needed.

There are two unconditional non-sequential jumps at states 6 and 8. These two will correspond to two constant inputs to the state selection multiplexer.

