

sig_dut.if.vri

File location: \$VCS_HOME/doc/examples/nativetestbench/openvera/rvm/host_if/env/sig_dut.if.vri

```
#ifndef INC_DUT_IF_VRI
#define INC_DUT_IF_VRI

#define OUTPUT_EDGE  PHOLD
#define INPUT_EDGE  PSAMPLE

#include <vera_defines.vrh>

interface dut {
    inout  [4:0]  Addr INPUT_EDGE OUTPUT_EDGE hdl_node "top.Addr";
    inout          Sel  INPUT_EDGE OUTPUT_EDGE hdl_node "top.Sel";
    inout  [7:0]  Data INPUT_EDGE OUTPUT_EDGE hdl_node "top.Data";
    inout          Rd   INPUT_EDGE OUTPUT_EDGE hdl_node "top.Rd";
    inout          Wr   INPUT_EDGE OUTPUT_EDGE hdl_node "top.Wr";
    input          Rdy  INPUT_EDGE          hdl_node "top.Rdy";
    inout          rst  INPUT_EDGE OUTPUT_EDGE hdl_node "top.rst";
    input          clk  CLOCK                hdl_node "top.clk";
} // end of interface dut

#endif
```