

top.v

File location: \$VCS_HOME/doc/examples/nativetestbench/openvera/rvm/host_if/env/top.v

```
module top;
  wire [4:0] Addr ;
  wire      Sel ;
  wire [7:0] Data ;
  wire      Rd ;
  wire      Wr ;
  wire      Rdy ;
  wire      rst ;
  reg       clk ;

  dut dut(
    .Addr ( Addr ),
    .Sel  ( Sel ),
    .Data ( Data ),
    .Rd   ( Rd ),
    .Wr   ( Wr ),
    .Rdy  ( Rdy ),
    .rst  ( rst ),
    .clk  ( clk )
  );

  initial begin
    clk = 0;
    forever begin
      #50;
      clk = ~clk;
    end
  end

endmodule
```