

intel_mgmt.vri

\$VCS_HOME/doc/examples/nativetestbench/openvera/rvm/host_if/intel_mgmt/intel_mgmt.vri

```
#include <rvm_std_lib.vrh>
```

```
port intel_mgmt_port {
```

```
    Addr;
```

```
    Sel;
```

```
    Data;
```

```
    Rd;
```

```
    Wr;
```

```
    Rdy;
```

```
    rst;
```

```
}
```