

test_00_trivial.vr

\$VCS_HOME/doc/examples/nativetestbench/openvera/rvm/host_if/tests/test_00_trivial.vr

```
/*
 *
 * Author:      Fabian Delguste
 * File:        $RCSfile: test_00_trivial.vr,v $
 * Revision:    $Revision: 1.5 $
 * Date:        $Date: 2003/11/03 20:09:05 $
 *
 ****
 *
 * This test shows how to run a trivial test
 * to debug the environment and the DUT
 *
 ****
 */
#include "dut_env.vrh"

// Define a trivial scenario
class trivial_intel_mgmt_scenario extends intel_mgmt_scenario {
    static bit [31:0] TRIVIAL = 1;
    constraint valid_scenarios {
        kind == TRIVIAL;
    }
    constraint trivial {
        if (kind == TRIVIAL) {
            length == 2;
            // The first transaction must be a write cycle
            // to a writeable address
            items[0].kind == intel_mgmt_trans::WRITE;
            items[0].addr > 7;
            // The second transaction must be a read cycle
            // from the same address
            items[1].kind == intel_mgmt_trans::READ;
            items[1].addr == items[0].addr;
        }
    }
}

task pre_randomize()
{
```

```

        super.pre_randomize();

        // Pre-allocate enough scenario items
        // for the maximum-length scenario
        this.resize_items(2);
    }
}

program trivial {
    // Top level environment
    env the_env = new;
    // Run for only 1 scenario
    the_env.gen_cfg();
    the_env.cfg.run_for = 1;
    // Insert the new scenario descriptor
    the_env.build();
    {
        trivial_intel_mgmt_scenario trivial_sc = new;
        the_env.gen.randomized_sc = trivial_sc;
    }

    // Kick off the test
    the_env.run_t();
}

```