

test_00_trivial.vr

\$VCS_HOME/doc/examples/nativetestbench/openvera/rvm/host_if/tests_aop/test_00_trivial.vr

```
/*
 *
 * Author:      Fabian Delguste
 * File:        $RCSfile: test_00_trivial.vr,v $
 * Revision:    $Revision: 1.1 $
 * Date:        $Date: 2003/11/12 18:43:07 $
 *
 ****
 *
 * This test shows how to run a trivial test
 * to debug the environment and the DUT
 *
 ****
 */
#include "dut_env.vrh"

// Define a trivial scenario
extends trivial_intel_mgmt_scenario(intel_mgmt_scenario) {
  constraint trivial {
    if (stream_id == 0) {
      length == 2;
      // The first transaction must be a write cycle
      // to a writeable address
      items[0].kind == intel_mgmt_trans::WRITE;
      items[0].addr > 7;
      // The second transaction must be a read cycle
      // from the same address
      items[1].kind == intel_mgmt_trans::READ;
      items[1].addr == items[0].addr;
    }
  }
  after task pre_randomize()
  {
    // Pre-allocate enough scenario items
    // for the maximum-length scenario
    this.resize_items(2);
  }
}
```