

Makefile

File location: \$VCS_HOME/doc/examples/nativetestbench/openvera/rvm/host_if/tests_aop/Makefile

```
INTEL = ../intel_mgmt
ENV = ../env
SIMV = $(ENV)/simv
CC = gcc
all: \
    program.vro \
    test_00_trivial.vro \
    test_01_unconstrained.vro \
    test_02_constrained.vro \
    test_03_directed.vro \
    test_04_error_injection.vro
tests: \
    test_00 \
    test_01 \
    test_02 \
    test_03 \
    test_04
env.vrl: ../env/env.vrl
    sed 's!^!../env/!' <../env/env.vrl >env.vrl
test_00: env.vrl test_00_trivial.vro
    $(SIMV) +vera_mload=env.vrl +vera_load=program.vro \
    +vera_aspects=test_00_trivial.vro \
    $(SIMVFLAGS) | tee test_00_trivial.log
test_01: env.vrl random test_01_unconstrained.vro
    $(SIMV) +vera_mload=env.vrl +vera_load=program.vro \
    +vera_aspects=test_01_unconstrained.vro \
    +vera_random_seed=../random \
    $(SIMVFLAGS) | tee test_01_unconstrained.log
test_02: env.vrl random test_02_constrained.vro
    $(SIMV) +vera_mload=env.vrl +vera_load=program.vro \
    +vera_aspects=test_02_constrained.vro \
    +vera_random_seed=../random \
    $(SIMVFLAGS) | tee test_02_constrained.log
test_03: env.vrl test_03_directed.vro
    $(SIMV) +vera_mload=env.vrl +vera_load=program.vro \
    +vera_aspects=test_03_directed.vro \
```

```
$(SIMVFLAGS) | tee test_03_directed.log
test_04: env.vrl random test_04_error_injection.vro
$(SIMV) +vera_mload=env.vrl +vera_load=program.vro \
+vera_aspects=test_04_error_injection.vro \
+vera_random_seed=\`./random\` \
$(SIMVFLAGS) | tee test_04_error_injection.log
report:
vera -cov_report .
vera -cov_txt_report .
random: random.c
$(CC) -o $@ random.c
%.vr: $(ENV)/env.vrh
program.vro: program.vr
vera -cmp -cs -q $(VERAFLAGS) \
-I$(INTEL) -I$(ENV) $<
test%.vro: test%.vr
vera -cmp -cs -q -aop $(VERAFLAGS) \
-I$(INTEL) -I$(ENV) $<
clean:
$(VERB) rm -rf *.vro *.vrl *.key \
*.log *.db *.html *.fcov \
._* core random
```