



Delete Pass Through Path




Input

- Input
 - Port list file
 - Each line describes full hierarchical name of the port to be disconnected
 - Ex: See Port.list below
 - Output file directory
 - Specify directory for output files.



Output

- Design files under output directory



- Log file under output directory
 - `delete_pass_through.log`

Limitations


- Only support System Verilog
- **Not** support following port types:
 - Interface
 - Modport
- Only support pass-through path
 - No fan-in
 - No fan-out

Shared DM DB with ChipInt/HierMan

- It means:
 - You can apply ChipInt, HierMan and DeletePassThroughPath Apps incrementally

GUI Entry

- VC Apps ToolBox
 - Home > Design Manipulation > Delete Pass Through Path



Thank You

SYNOPSYS®
Accelerating Innovation

