

What's New in Custom Compiler W-2024.09

Version W-2024.09

The What's New section describes the new features, enhancements, and changes in each release.

Custom Compiler W-2024.09 introduces new features, enhancements, and changes in the following product areas:

- [Release Notes and Installation](#)
- [Compatible Tools](#)
- [Use Model Changes](#)
- [Documentation](#)
- [Analog Design Migration](#)
- [Design Checking, Physical Verification, and Extraction \(PVE\)](#)
- [Foundation](#)
- [Environment](#)
- [In-Design Electrical Reporting](#)
- [Layout](#)
- [Netlist](#)
- [PrimeWave Design Environment](#)
- [Reliability Analysis Applications](#)
- [Routing](#)
- [SDL and Visually Assisted Automation](#)
- [Technology and Display Resource File](#)
- [Tcl Commands and Preferences](#)
- [Python Commands](#)

Related User Documentation

For related documents, such as application notes, see the [Custom Compiler Documentation](#) page.

Downloadable Help

To download the Custom Compiler documentation on your local Windows computer, see the download instructions on [SolvNetPlus](#).

Release Notes and Installation

The Custom Compiler Release Notes provide information about new features, enhancements, changes that are introduced after the help was published. The release notes also provide information about known issues and resolved Synopsys Technical Action Requests (STARs).

The Custom Compiler Installation Notes provide instructions on how to install the Custom Compiler tool.

To view the release notes and installation instructions:

1. Go to [My Product Releases](#).
2. Locate and click **Custom Compiler**.
3. Click the release version of interest.

Compatible Tools

For versions of Synopsys and third-party tools that are compatible with the Custom Compiler environment, see the [Custom Compiler Tools Compatibility Table](#).

Use Model Changes

The enhancement or change to the user interface or a command is a Use Model Change (UMC), if it meets any of the following conditions:

- Change in behavior or change in any value or syntax of a command or a preference
- Change in reporting results of the existing Tcl commands or preferences that impact Platform Design Kit (PDK)
- Change in the UI flow to use a feature- Enhancement to use UI option instead of using a command or a preference

The following table lists the use model changes that were made in the Custom Compiler tool in the W-2024.09 version:

Feature	Description
Foundation	

Feature	Description
Update to the dmSkipCopySNPSRefLibs preference	In previous releases, the default for the <code>dmSkipCopySNPSRefLibs</code> preference was <code>false</code>. Now, the default for the <code>dmSkipCopySNPSRefLibs</code> preference is <code>true</code>, which changes the default behavior of hierarchical copy operation. Copying is skipped if master CellView of an instance belongs to a library from <code>SYNOPSIS_CUSTOM_INSTALL</code> directory. Currently, these libraries are as follows: • analogLib • basic • parasitics • rfLib • sample • sheet • snpsDefTechLib • snpsDeviceLib • verilogaLib For more information, see Data Management Preferences.
Layout	
Create Bus Enhancement	In previous releases, in the Create Bus dialog box, the bus bit set the net name as empty if the bus bit index was larger than the count of the net name. Now, the net name repeats and applies to the rest of the bus bit if the bus bit index is larger than the count of net name. See the following examples: • Example 1: Net name = "a", bits = 5 => resultant Net is "a a a a a" • Example 2: Net name = "a b", bits = 5 => resultant Net is "a b a b a" For more information, see Creating Bus Routes.
Change in default of the Use Active Object option	In previous releases, the default for the Use Active Object option in the Auto Via dialog box, and the <code>leViaUseActiveObject</code> preference was set to <code>true</code>. Due to this, the Auto Via results varied depending on which object under cursor position was activated. This was not the expected result for most of the scenarios. Now, the default for the Use Active Object option in the Auto Via dialog box, and the <code>leViaUseActiveObject</code> preference is changed to <code>false</code>. For more information, see Via Toolbar and Create Via Dialog Box Reference (Auto Mode).

Documentation

This section lists documentation enhancements introduced in this release.

- [New User Guides in Online Help](#)

New User Guides in Online Help

Starting from W-2024.09 release, the Custom Compiler Online Help includes the following new guides:

- *Custom Compiler™ Analog Design Migration User Guide*: Explains how to use the new features schematic migration and design migration in Custom Compiler.
- *Custom Compiler™ Python Reference Manual*: Lists the commands in Custom Compiler to use in the Python environment. These commands supplement for designing and interacting with the Custom Compiler environment and to customize the user interfaces or automate design tasks.

Analog Design Migration

This section lists design migration features introduced in this release.

- [Schematic Migration](#)
- [Design Migration](#)
- [Added the `rt::extractShielding` Command](#)

Schematic Migration

For schematic designs, the Custom Compiler tool performs the conversion of designs without modifying the symbols while keeping the connectivity intact. The conversion significantly reduces the time with respect to porting the schematic design from one process technology (source technology) to another technology (target technology).

The Custom Compiler design targeting flow automates most of the process by

- Customizing cell view and parameter mapping information to map designs from any PDK to any other PDK
- Mapping schematic symbol references to their nearest equivalents
- Mapping instance parameters to their nearest equivalents
- Triggering CDF callbacks to update parameter dependencies
- Removing unused instance properties

For more information, see [Schematic Migration](#).

Design Migration

Intellectual Property and Design reuse is an integral part of modern circuit design and implementation methodologies. The intent is to reduce design time, reduce iterations between initial design concept, and the final design with complete layout ready for tapeout. In addition, at advanced nodes, the impact of parasitics increases making it a requirement to incorporate layout effects as quickly as possible to consider them when finalizing the design schematics.

Approaches used by design teams for custom designs have been varied and built organically for their own design styles. The Synopsys solution to layout migration is design and technology node independent, relying on several steps that are generalized as such:

- Capture the source design layout intents
- Create the layout view through SDL from the optimized schematic view
- Load the source design intents
- Apply placement and routing layout regeneration

For more information, see Design Migration.

Added the `rt::extractShielding` Command

The `rt::extractShielding` command extracts shielding constraints during design migration.

Design Checking, Physical Verification, and Extraction (PVE)

This section lists enhancements introduced in this release.

- [Control Variables in DRC and LVS](#)
- [Recipe Editor in ICV Live DRC](#)
- [Estimating Parasitics for Open Nets in Partial Layout Extraction \(PLE\)](#)

Control Variables in DRC and LVS

The **Control Variables** tab in the **DRC Setup and Run** and **LVS Setup and Run** dialog boxes are enhanced to work with runset files compatible with the IGraph mode.

For more information, see [Using the Integrated Tools for Design Rule Checking](#) and [Using Integrated Tools for LVS Comparisons](#).

Recipe Editor in ICV Live DRC

You can now create multiple recipes and select rules for each recipe simultaneously in the **Recipe Editor** in **ICV Live DRC**.

For more information, see [Create a recipe](#).

Estimating Parasitics for Open Nets in Partial Layout Extraction (PLE)

The **PLE Options** tab in the **Partial Layout Extraction** dialog box is enhanced with the new **Estimated Parasitics for Open Nets** and **Open Nets** options.

For more information, see [Setting PLE Options](#).

Foundation

This section lists Foundation enhancements introduced in this release.

- [Setting Path in the Library Definitions Editor](#)

Setting Path in the Library Definitions Editor

In the Library Definition editor, you can either show the absolute path or the relative path to the lib.defs location. Use the **Use Absolute Paths** option in the **Edit** menu of the Library Definition window. The associated preference is `dmLibDefEditorUseAbsolutePath`.

For more information, see [Editing Library Definitions](#)

Skip Backup Views for Copy

Added the `-skipBackupFiles <bool>` argument to `dm::copyCells`, `dm::copyCellsUnique`, `dm::copyCellViews`, and `dm::copyLib` commands. If `-skipBackupFiles <bool>` is set to `true`, the backup files in views are skipped during the copy operation.

For more information, see [, , , and .](#)

Support Bit Selection Form for Vectored Net

In the Constraint Editor assistant, added a new **Show scalarize Bus Nets Dialog** option. When enabled, displays the **Scalarize Bus Nets** dialog box, where constraints can be created on selected bits.

For more information, see [Customizing Views and Setting View Options](#).

Environment

This section lists the environment product enhancements introduced in this release.

- [Import Stream](#)
 - [High-DPI Support](#)
 - [Instance Terminal Region in Property Editor](#)
 - [Error Viewer Assistant](#)
 - [Map Net Names Set by User in CDL](#)
-

Import Stream

The **Map Files** tab in the **Import Stream** dialog box is enhanced with the **Property** option.

For more information, see [Importing Design Data in GDSII Stream Format](#).

High-DPI Support

Added the `[-scaleFactor <float>]` argument to set the high-DPI scale factor in the `custom_shell` command.

For more information, see [custom_compiler Command Syntax and Arguments](#).

Instance Terminal Region in Property Editor

A new **Current** column is added to the Instance Terminal Region table. The **Current** column displays the **Average DC**, **Average AC**, **Peak**, and **AC RMS** as the four sub columns.

For more information, see Property Editor Assistant.

Error Viewer Assistant

The Error Viewer assistant is the default error viewer in the Schematic Editor instead of the Marker Browser Assistant. Which means, the default of the `seUseErrorViewer` preference is `true`.

For more information, see Using the Error Viewer Assistant in the Schematic Editor.

Map Net Names Set by User in CDL

This feature provides a possibility to define the pairs of names (source and destination) to be used in CDL netlisting. It is supported only if the following preferences created:

- `nlCDLSupportMapNetNames`
- `nlCDLMapNetNamesData`

In the Export Netlist dialog box, when CDL netlister is selected, an additional tab Map Net Names is shown.

For more details, see Exporting Design Data in Netlist Format and Netlist Tool Preferences.

In-Design Electrical Reporting

This section lists in-design electrical reporting enhancements introduced in this release.

- [Report RC](#)
- [Additional StarRC commands](#)

Report RC

You can now report resistance and capacitance simultaneously in the **Parasitic Reporter**.

For more information, see Reporting Resistance and Capacitance and Reporting Resistance and Capacitance.

Additional StarRC commands

In Design now supports the MERGE_VIAS_IN_ARRAY and the VIA_ARRAY_COUNT_LAYER commands.

For more information, see Including Additional StarRC Commands.

Layout

This section lists Layout Editor enhancements introduced in this release.

- [Context-Sensitive Toolbar Enhancements](#)
 - [Advanced Rules Enablement in Create Via](#)
 - [Condition-Based Dummy Insertion in Add Dummy](#)
 - [Remove Source in Hierarchical Copy](#)
 - [Remove Unanchored Net in Stretch and Move](#)
 - [Filter SDL Instance Terminals in Reassign Net](#)
-

Context-Sensitive Toolbar Enhancements

The Context-Sensitive Toolbar is enhanced with the following command-based context-sensitive toolbars:

- Stretch Context-Sensitive Toolbar
- Copy Context-Sensitive Toolbar
- Align Context-Sensitive Toolbar
- Boolean Context-Sensitive Toolbar
- Trim Wire Context-Sensitive Toolbar

For more information, see Displaying Command-Based Context-Sensitive Toolbar.

Advanced Rules Enablement in Create Via

The **Allow Exceed Settings** option in the **Options** tab of the **Create Via** dialog box has the following new options:

- **On Direction:** Specifies the direction in which the newly created Via can exceed the overlapping region.
- **Via Shifting:** Specifies an aligned and a shifted Via with user settings.

For more information, see [Via Toolbar and Create Via Dialog Box Reference \(Auto Mode\)](#).

Condition-Based Dummy Insertion in Add Dummy

The **Add Dummy** dialog box now has the option to insert dummy instances using one of the following methods:

- **Abutment Engine:** supports insertion of dummy instances when you perform an abutment
- **Dummy Rule:** supports insertion of dummy instances when you trigger a transition rule between instances

For more information, see [Inserting Conditional Dummy](#).

Remove Source in Hierarchical Copy

The **Hierarchical Copy** dialog box now has the **Remove Source** option to remove source object from the source design.

For more information, see [Hierarchical Copy Toolbar and Dialog Box](#).

Remove Unanchored Net in Stretch and Move

The **Stretch** toolbar and dialog box and the **Move** toolbar now have the **Remove Unanchored Net** option that controls the removal of nets for unanchored objects.

For more information, see [Stretch Toolbar and Dialog Box](#) and [Move Toolbar](#).

Filter SDL Instance Terminals in Reassign Net

The **Reassign Net** dialog box now has the **Filter SDL Instance Terminals** option that skips and does not assign the net to the SDL instance terminal.

For more information, see [Reassigning Nets](#).

Netlister

This section lists Netlister enhancements introduced in this release.

- [nl::getTerms and nl::getVirtualTerms Commands](#)

The nlErrorOnCrossViewCheckViolation Preference

A new `nlErrorOnCrossViewCheckViolation` preference is introduced with default as “false” to show warning at netlisting phase when port number mismatches between schematic and symbol.

For more information, see Netlisting Tool Preferences.

nl::getTerms and nl::getVirtualTerms Commands

The `nl::getVirtualTerms` command is deprecated. The `nl::getTerms` command should be used with the filter set as follows:

```
nl::getTerms -filter "%isVirtual == 1"
```

For more information, see .

PrimeWave Design Environment

This section lists features and enhancements introduced in this release.

- [Enhancements to Design Parameterization and Analog Circuit Optimization Flow](#)
- [Enhancement to PrimeWave Regression](#)
- [Enhancements to Device Grouping](#)
- [Enhancement to Job Distribution](#)
- [Enhancement to Netlisting](#)
- [Capability to Change Data Driven Sweep Names](#)
- [Enhancements to Outputs View](#)
- [Enhancements to Sequential Testbench usage](#)
- [Enhancements to Preferences](#)
- [New Yield Function in Measurement Functions](#)
- [Enhancements to WaveView Preferences](#)

- [New Parametric Function to Waveform Functions](#)
- [Library-Based Connect Rules](#)
- [Enhancements to Simulation Tools](#)
- [Refined Error and Warning Messages](#)
- [Enhancements to Runtime Statistics of Monte Carlo Simulation](#)
- [PAM-N Measurements](#)
- [Comprehensive Progress Report in Job Monitor tool](#)
- [Recovering Simulation Progress](#)

Enhancements to Design Parameterization and Analog Circuit Optimization Flow

The following are enhancements to design parameterization:

- Design Parameterization in Netlist Flow
- Analog Circuit Optimization in Parameterized Netlist
- Global Design Parameterization - Global design parameterization for multiple testbench in PrimeWave can be applied to all testbenches in the test suite if required. Parameterized variables are set as global in this mode and can be overridden in each single testbench. This streamlines the parameterization procedure and ensures consistent parameterization for multiple tabs in a test suite.

The following are the enhancements for the Analog Circuit Optimization Flow:

- An automated flow is introduced for huge corner setup and Monte Carlo variation, you can use worst cases to run optimization and reduce the runtime. This flow allows you to run multiple optimization in one automated flow. It automatically verifies and extracts the new worst cases for next run. For more information, see Automated Flow in Worst Cases.

Enhancement to PrimeWave Regression

Beginning with W-2024.09, you can export regression run results as a CSV file from the Regression's Run History GUI.

For more information, see PrimeWave Regression.

Enhancements to Device Grouping

PrimeWave is enhanced to support device grouping in netlist based flow. You can select more than one instance, parameterize certain parameters and the parameterization is applied automatically to all selected instances.

For more information, see Design Parameterization in Netlist Flow.

Enhancement to Job Distribution

The job distribution is enhanced to support automated job regulation based on the available disk space. This feature provides enough time to you to clear the disk space without shutting down the entire CC-PW session. After, sufficient space is available, all the suspended simulations are resumed automatically and the progress is visible in Job Monitor.

For more information, see Displaying Simulation Jobs.

The **Run post process with Simulation job** and **Rerun jobs upon unexpected exit** check boxes on the Job Definition and Job Management dialog box are enabled by default.

For more information, see Job Monitor Tool.

Enhancement to Netlisting

Beginning with W-2024.09 release, you can use the shortcut icons on PrimeWave Design Environment window to display logs and netlists of the selected jobs. For more information, see .Viewing and editing netlists and Displaying the Simulation Log.

Capability to Change Data Driven Sweep Names

Beginning with W-2024.09 release, you can edit and rename Data Driven sweep names while setting up Parametric Analysis.

For more information, see Setting Up Parametric Analyses.

Enhancements to Outputs View

Global output allows you to set Outputs that are common to all testbenches in a Multi-TestBench (MTB) session. You can set the selected outputs or expressions as local or global and add specifications for them.

For more information, see Global Output and Specifications.

Enhancements to Sequential Testbench usage

When running the sequential testbenches with corners, if few corners fail in the 1st testbench, the dependent testbench does not have all the inputs needed for its simulation. You can rerun the failed testbenches using the Rerun option.

For more information, see Sequential Testbenches.

Enhancements to Preferences

For more information about new and removed commands and command options, and changes to existing commands and command options in version W-2024.09 that might affect existing script, see *PrimeWave™ Design Environment Tcl Reference Manual*.

New Yield Function in Measurement Functions

A yield function that measures the count of the value specified by `spec_min` and `spec_max` and returns the value for $(\text{valid_count}/\text{total_count}) * 100$ is added.

For more information, see .

Enhancements to WaveView Preferences

All WaveView preferences are now recognized when running the commands, `db::getPrefValue` and `db::setPrefValue`.

For more information, see *PrimeWave™ Design Environment Tcl Reference Manual*.

New Parametric Function to Waveform Functions

A parametric function that gets the parametric plots of `measure` versus sweeping `param_name` is added.

For more information, see .

Library-Based Connect Rules

Beginning with W-2024.09 release, PrimeWave has an additional option to specify external design files in addition to library files. For more information, see Setting Mixed-Signal Simulator Options

Enhancements to Simulation Tools

Beginning with W-2024.09 release, you can create DC analysis in VCS PrimeSim AMS. For more information, see [Setting Mixed-Signal Simulator Options](#).

You can now set the digital file options using **Digital File Options** window. For more information, see [VCS PrimeSim AMS DC Analysis](#).

Refined Error and Warning Messages

The documentation of error and warning messages is refined to include detailed information about the messages.

For more information, see [PrimeWave Design Environment Error Messages](#).

Enhancements to Runtime Statistics of Monte Carlo Simulation

The Monte Carlo simulation with a single core or the **Multiple Runs** option, now displays the runtime statistics in the report.

For more information, see [Working With Monte Carlo Data Mining Results](#).

PAM-N Measurements

Beginning W-2024.09, PrimeWave Design Environment now includes PAM-N measurements. The following measurement functions are added to enable this enhancement:

-
-
-
-

Comprehensive Progress Report in Job Monitor tool

While viewing the job processes that are running, the Job Monitor view options now display the status of jobs Running, Done, and Total (% of Done) while the simulation is running for different sections

For more information, see [.](#)

Recovering Simulation Progress

PrimeWave now allows you to exit your session and reconnect to simulation and measurement evaluation tasks while maintaining their status even after exit. This status is maintained upon voluntary exit as well as in the rare event of an unexpected shut-down.

For more information, see [Recovering Simulation Progress](#).

Reliability Analysis Applications

This section lists the Reliability Analysis Application enhancements introduced in this release.

- [PrimeSim EMIR Application: New Features and Enhancements](#)
- [PrimeSim Design Insights Application: New Features and Enhancements](#)

PrimeSim EMIR Application: New Features and Enhancements

The PrimeSim EMIR application adds the following enhancements:

- New consolidated interface to setup and run flow based simulator agnostic EMIR. Supports Library EMIR, Dynamic EMIR, Fast IR, Static IR Drop and Static Res Check Analyses. The new Results Viewer integrated in the same interface provides Net based violation debugging with multiple heat map support including Pin Current/Voltage Map. The PrimeSim EMIR GUI application continues to support advanced debugging features like What-If Analysis and Least Resistive Path Tracing

For more information, see [Running the PrimeSim EMIR Application](#)

PrimeSim Design Insights Application: New Features and Enhancements

The PrimeSim Design Insights (DI) application adds the following enhancements:

- DI analysis automatic mode enhancement - identify pull-up or pull-down paths by sorting the P or N type drain or source terms together and all the gate terms together. In addition, the tool also identifies the paths such as InstPin to port, port to gate, and so on.

For more information, see [Advanced Design Exploration With Design Insights](#)

Routing

This section lists Layout Editor enhancements introduced in this release.

- [Mesh Route in Routing](#)
- [Custom Rules](#)

Mesh Route in Routing

The **Routing** menu now has the **Mesh Route** option that creates a power mesh on multiple layers and nets and generates mesh-like shapes.

You can perform the following using the Mesh Route feature:

- Generating Mesh Routes - allows you to generate mesh route shapes.
- Storing Mesh Route Creation Information - allows you to store information about the settings that are used to create a mesh route.
- Deleting Mesh Routes - allows you to delete mesh route shapes by specifying nets and mode.

For more information, see Mesh Routing.

Custom Rules

The Router Custom Rules feature provides the functionality to modify the required constraints. The **Route Custom Rules** dialog box lists all the constraints supported by the router from the open access technology file. All the constraints are enabled by default, and you can disable the required constraints from the technology file. This enabling or disabling of the rules applies to all router: Interactive Router, Auto Router, Pattern Router, and Topology Router.

For more information, see Custom Rules.

SDL and Visually Assisted Automation

This section lists the Symbolic Editor and SDL enhancements introduced in this release.

- [Symbolic Editor](#)
- [SDL](#)

Symbolic Editor

This section lists Symbolic Editor documentation enhancements introduced in this release:

Spacing in Generate Guard Rings

The **Generate Guard Rings** dialog box is enhanced with more options for the **Spacing** option.

For more information, see About Guard Rings (Matching Mode Only).

Highlight Dummy Devices

In Matching Mode, you can now highlight dummy devices with active devices in the design.

For more information, see In Matching Mode.

Highlighting Net Span

The **Net Span** mode displays the horizontal tracks of MOS devices in the **Matching Mode** and **Chaining Mode** of the Symbolic Editor.

For more information, see Highlighting Net Span.

SDL

This section lists SDL documentation enhancement introduced in this release:

Fix MisMatch Options

You can fix mismatched parameters of an instance between layout and schematic using the **Honor M-Factor/Finger** and the **Extend Gate** options.

For more information, see Honor M-Factor/Finger and Extend Gate.

Establishing correspondence from LVS

You can view the summary of instances of different hierarchies in the console, or save the summary in an output file.

For more information, see Establish Correspondence From LVS Results.

Technology and Display Resource File

This section lists the new or enhanced technology and display resource features introduced in this release.

Technology Section	New Features or Modifications
Layer Rules Section	The following is added: Usage of the <code>grids()</code> to specify the definition for the extension.

For more information, see Technology and Display Resource Files.

Tcl Commands and Preferences

The following tables list the new commands, changes to the existing commands, removed commands, and removed command options in the Custom Compiler tool that might affect existing scripts. Review these changes and update your scripts as necessary to avoid errors when you update from to version W-2024.09.

- [Table 1: New Commands](#)
- [Table 2: New Command Options](#)
- [Table 3: Updated Commands and Command Options](#)
- [Table 4: Removed Commands and Command Options](#)

Table 1: New Commands

cm::getArea	lp::extractAspectRatio
cm::getBacksideLayers	lp::extractBottomMetalLayerPitch
cm::getFrontsideLayers	lp::extractGRParams
db::showDummyRules	lp::loadCellAspectRatio
db::vdrcMgrCheckHierarchyMismatch	lp::spreadPlacement
gi::pickWindow	lp::testGenerateGrouping
ile::generatePlacementTrackRegion	lp::updateGRSpacing
ile::generateRoutingTrackRegion	lx::showParasiticDesignTypeDialog
ilp::placeToRows	lx::showParasiticTrainingDialog
ilx::clone2	nl::getModuleNameMapForAMS
irt::addStripe	nl::getNamesForMapping

irt::deleteMesh	nl::mapTerminalNames
le::convertToAliasLayer	rt::extractShielding
le::removeUnboundInstanceTerms	se::migrateSchematic
le::reportRC	se::showSchematicMigration
lp::explodeArrayInst	

Table 2: New Command Options

Command	Changes
cm::createCapacitance	Added -nets
cm::getPlacement	Added -gateWidth
db::findConstraint	Added -of
db::findGenerator	Added -of
db::getAssignments	Added -of
db::getContextConnectionDefs	Added -of
db::getCutClasses	Added -of
db::getGroupMembers	Added -of
db::getTableValue	Added -of
db::registerGenerator	Added -of
db::remove	Added -of
db::unregisterGenerator	Added -of
db::vdrcMgrClearAllData	Added -context
de::createOLPPreset	Added -of
de::createTemplate	Added -of
de::getLayers	Added -of
de::getLPPs	Added -of
de::getObjectFilters	Added -of

Command	Changes
gi::createBindingSet	Added -of
gi::createDbTable	Added -allowExportToCSVAdded -allowFreezeColumnsAdded -allowGroupByColumnsAdded -columnResizeModeAdded -showColumnFilter
gi::getActions	Added -of
gi::getAssistants	Added -of
gi::getMenus	Added -of
gi::getToolbars	Added -of
le::autoVia	Added -autoBridgeVia
le::checkOpens	Added -depthAdded -followFlightlinesAdded -hierarchyMode
le::createTrackPattern	Added -of
le::createTrackPatternDef	Added -of
le::getIntersections	Added -stepSize
le::getTrackPatternDefs	Added -of
le::getTrackPatterns	Added -of
le::getTracks	Added -of
le::move	Added -angleModeAdded -removeUnanchoredNet
le::stretch	Added -removeUnanchoredNet
le::trimWire	Added -of
lp::extractPlacement	Added -ignoreDummy
lp::fastPlace	Added -includePassiveDevices
lp::generateConstraint	Added -ignoreDummy
lp::generatePlacement	Added -keepCellAspectRatioAdded -keepConstraintGroupAspectRatios

Command	Changes
lp::placeToRows	Added -instsAdded -ioNetWeightAdded -multiplePinNetWeightAdded -prewireNetWeight
lp::updateLayoutParameters	Added -customFileAdded -designAdded -instName
lx::establishCorrespondenceFromLVS	Added -lvsToolAdded -resetConnectionAdded -scalarizeArrayInstAdded -splitDevice
lx::extractParasiticTrainingData	Added -designType
lx::getAssistantCanvas	Added -of
lx::getBrowserCanvas	Added -of
po::not	Added -of
rc::getElmoreDelay	Added -of
rc::getPointToPointResistance	Added -of
rt::connectCellRails	Added -rules
rt::createPowerStaples	Added -rules
rt::createPowerStripes	Added -rules
rt::generateTrunk	Added -maxStackViaNumAdded -rules
rt::insertVias	Added -rules
rt::powerHookup	Added -rules
xt::initRunDir	Added -of
xt::queryParasitics	Added -of

Table 3: Updated Commands and Command Options

Command	Changes
cm::getEolExtension	Return type changed from "<cmValue> : Value of end of line extension rule" to "<cmValueGroup> : Groups of values of end of line extension rule."
lp::updateLayoutParameters	The -input changed from required to optional.

Table 4: Removed Commands and Command Options

Command	Changes
cm::createCapacitance	Removed -net
db::findConstraint	Removed -from
db::findGenerator	Removed -from
db::getAssignments	Removed -from
db::getContextConnectionDefs	Removed -from
db::getCutClasses	Removed -from
db::getGroupMembers	Removed -from
db::getTableValue	Removed -from
db::registerGenerator	Removed -from
db::remove	Removed -from
db::unregisterGenerator	Removed -from
de::createOLPPreset	Removed -from
de::createTemplate	Removed -from
de::getLayers	Removed -from
de::getLPPs	Removed -from
de::getObjectFilters	Removed -from
gi::createBindingSet	Removed -from
gi::createDbTable	Removed -editTrigger
gi::getActions	Removed -from
gi::getAssistants	Removed -from
gi::getMenus	Removed -from
gi::getToolbars	Removed -from
icc2::write_routes	Removed command
le::createTrackPattern	Removed -from

Command	Changes
le::createTrackPatternDef	Removed -from
le::getTrackPatternDefs	Removed -from
le::getTrackPatterns	Removed -from
le::getTracks	Removed -from
le::trimWire	Removed -from
lp::updateLayoutParameters	Removed -context
lx::establishCorrespondenceFromLVS	Removed -retarget
lx::extractParasiticTrainingData	Removed -data
lx::getAssistantCanvas	Removed -from
lx::getBrowserCanvas	Removed -from
lx::showParasiticEstimationByMLDialog	Removed command
po::not	Removed -from
rc::getElmoreDelay	Removed -from
rc::getPointToPointResistance	Removed -from
rt::checkRoutingStyle	Removed command
rt::connectCellRails	Removed -dirty
rt::createPowerStaples	Removed -dirty
rt::createPowerStripes	Removed -dirty
rt::generateTrunk	Removed -dirty
rt::insertVias	Removed -dirty
xt::initRunDir	Removed -from
xt::queryParasitics	Removed -from

Python Commands

The new Custom Compiler™ Python Reference Manual covers Custom Compiler Python utilities, commands, and objects using Python modules and submodules.

The Custom Compiler Python modules and submodules supplement for designing and interacting with the Custom Compiler environment. Using the Custom Compiler Python commands, you can customize the user interfaces or automate design tasks.

For more information, see Custom Compiler™ Python Reference Manual.