

FPGA Synthesis Collection Index

Symbols

- __ALLOWNESTEDBLOCKCOMMENTSTART__ directive [469\(CmdRef\)](#)
- _conv.prj file [290\(UG\)](#)
- _conv.sdc file [290\(UG\)](#)
- _est.srr file [194\(Ref\)](#)
- _SEARCHFILENAMEONLY_ directive [467\(CmdRef\)](#)
- _ta.srm file [199\(Ref\)](#)
- ! character, find command [227\(CmdRef\)](#)
- ? wildcard
 - Timing Analyzer [532\(CmdRef\)](#)
- .* connection (SystemVerilog) [176\(HDLRef\)](#)
- .adc file [495\(UG\)](#), [184\(Ref\)](#)
- .areasrr file [193\(Ref\)](#)
- .cdc file
 - examples [18\(AttrRef\)](#)
 - specifying attributes and directives [152\(UG\)](#)
- .edf file [875\(Ref\)](#)
- .est file [194\(Ref\)](#), [638\(CmdRef\)](#)
- .fse file [194\(Ref\)](#)
- .info file [194\(Ref\)](#)
- .ini file [185\(Ref\)](#)
 - parallel jobs [794\(UG\)](#)
- .lpf file [633\(Ref\)](#), [634\(Ref\)](#)
- .name connection (SystemVerilog) [175\(HDLRef\)](#)
- .ndf file [875\(Ref\)](#)
- .nrf file [185\(Ref\)](#)
- .opt file
 - input [185\(Ref\)](#)
 - output [195\(Ref\)](#)
- .prj file [185\(Ref\)](#)
- .sap
 - annotated properties for analyst [196\(Ref\)](#)
- .sar file [197\(Ref\)](#)
- .sdc file [185\(Ref\)](#)
- .sfp file [186\(Ref\)](#)
- .srd file [197\(Ref\)](#)
- .srm file [197\(Ref\)](#)
- .srp file [197\(Ref\)](#)
- .srr file [201\(Ref\)](#)
 - See log file
 - watching selected information [56\(Ref\)](#)
- .srs file [197\(Ref\)](#)
 - initial values (Verilog) [299\(Ref\)](#)
- .sv file [186\(Ref\)](#)
 - SystemVerilog source file [187\(Ref\)](#)
- .ta file
 - See timing report file [199\(Ref\)](#)
- .tcl file
 - input [186\(Ref\)](#)
 - output [199\(Ref\)](#)
- tcl file
 - See also Tcl files [199\(Ref\)](#)
- .v file [187\(Ref\)](#)
- .vhd file [187\(Ref\)](#)
- .vhm file [200\(Ref\)](#), [513\(Ref\)](#), [939\(Ref\)](#)
- .vm file [200\(Ref\)](#), [514\(Ref\)](#)
- .xnf file (Xilinx). See xnf file (Xilinx)
- `ifdef [104\(HDLRef\)](#)
- \$bits system function [187\(HDLRef\)](#)

Numerics

- 3rd party vendor tools
 - invoking [811\(UG\)](#)
- 64-bit mapping [442\(CmdRef\)](#)

A

- aborting a synthesis run [498\(CmdRef\)](#)
- About this program command [581\(CmdRef\)](#), [59\(DebugRef\)](#)
- Achronix
 - attributes [515\(Ref\)](#)
 - directives [515\(Ref\)](#)
 - initial values [476\(Ref\)](#)
 - Speedster22iHD [504\(Ref\)](#)
 - technologies [445\(Ref\)](#)
- ACTgen macros [816\(Ref\)](#)
- activation command [18\(DebugRef\)](#)
- activations
 - auto-saving [111\(DebugUG\)](#)
 - loading [111\(DebugUG\)](#)
 - saving [110\(DebugUG\)](#)
- adc constraints [495\(UG\)](#)
- adc file
 - creating [495\(UG\)](#)
 - object names [499\(UG\)](#)
- adc file (analysis design constraint) [184\(Ref\)](#)
- adc file, using [493\(UG\)](#)
- add files
 - _include tcl argument [26\(CmdRef\)](#)
- Add Implementation command [418\(CmdRef\)](#)
- Add P&R Implementation command [604\(CmdRef\)](#)
- Add Place & Route Options File command [606\(CmdRef\)](#)
- Add Place and Route Job command [604\(CmdRef\)](#)
- Add Source File command [417\(CmdRef\)](#)
- add_file Tcl command [25\(CmdRef\)](#)
- add_folder Tcl command [30\(CmdRef\)](#)
- add_to_collection command [274\(CmdRef\)](#)
- adder
 - SYNCore [394\(Ref\)](#)
- adders
 - SYNCore [395\(Ref\)](#)
 - wide. *See* wide adders/subtractors.
- Additional Products command [580\(CmdRef\)](#), [59\(DebugRef\)](#)
- adjust pin view (Design Planner) [1018\(UG\)](#)
- Adjust Pin View command [634\(CmdRef\)](#)
- Advanced Synthesis
 - using [606\(UG\)](#)
- advanced_synthesis
 - effect on syn_macro and syn_user_instance [377\(AttrRef\)](#)
- advanced_uram_features_on [150\(CmdRef\)](#)
- aggregate expressions [146\(HDLRef\)](#)
- Align Regions command [633\(CmdRef\)](#)
- all keyword, VHDL 2008 [347\(HDLRef\)](#)
- Allow Docking command [57\(Ref\)](#)
- alsloc [31\(AttrRef\)](#)
- alspin [35\(AttrRef\)](#)
 - bus port pin numbers [812\(Ref\)](#)
- alspreserve [39\(AttrRef\)](#)
- Alt key
 - column editing [83\(UG\)](#)
 - mapping [457\(UG\)](#)
- Alt key, selecting columns in Text Editor [66\(Ref\)](#)
- altera_io_powerup attribute [43\(AttrRef\)](#)
- altera_logiclock_location attribute [47\(AttrRef\)](#)
- altera_logiclock_size attribute [51\(AttrRef\)](#)
- altpll
 - component declaration files [599\(Ref\)](#)
 - constraints [600\(Ref\)](#)
 - using [599\(Ref\)](#)
- altshift_tap, set implementation style [545\(UG\)](#)
- ALTSYNCRAM for LPMs [552\(UG\)](#)
- always blocks
 - Verilog [71\(HDLRef\)](#)
 - combinational logic [82\(HDLRef\)](#)
 - event control [83\(HDLRef\)](#)
 - flip-flops [87\(HDLRef\)](#)
 - level-sensitive latches [88\(HDLRef\)](#)
 - multiple event control arguments [71\(HDLRef\)](#)
- always_comb (SystemVerilog) [163\(HDLRef\)](#)
- always_ff (SystemVerilog) [166\(HDLRef\)](#)
- always_latch (SystemVerilog) [165\(HDLRef\)](#)

- always-armed triggering [21\(DebugRef\)](#)
- analysis design constraint file (.adc) [495\(UG\)](#), [184\(Ref\)](#)
- analysis design constraints
 - design scenarios [494\(UG\)](#)
- analysis design constraints (adc) [493\(UG\)](#)
- analysis design constraints (adc), using with sdc [495\(UG\)](#)
- Analyst toolbar [80\(Ref\)](#)
- Analyst view
 - traversing hierarchy [369\(UG\)](#)
- analyzing netlists (Physical Analyst) [1097\(UG\)](#)
- annotated properties for analyst
 - .sap [196\(Ref\)](#)
 - .timing annotated properties (.tap) [199\(Ref\)](#)
 - object properties for filtering [222\(CmdRef\)](#)
- append_to_collection command [276\(CmdRef\)](#)
- archive file (.sar) [197\(Ref\)](#)
- archive utility
 - _SEARCHFILENAMEONLY_ directive [467\(CmdRef\)](#)
 - copy tcl command [111\(CmdRef\)](#)
 - unarchive tcl command [111\(CmdRef\)](#)
 - using [198\(UG\)](#)
- archiving projects [198\(UG\)](#)
- area estimation
 - design modules [638\(CmdRef\)](#)
 - Design Planner regions [639\(CmdRef\)](#)
 - warning settings [641\(CmdRef\)](#)
- area estimation file (.est) [194\(Ref\)](#)
- area estimation, Design Planner [1014\(UG\)](#)
- area, optimizing [563\(UG\)](#)
- areasrr file
 - hierarchical area report [217\(Ref\)](#)
- arithmetic operators
 - Verilog [14\(HDLRef\)](#)
- Arrange VHDL files command [493\(CmdRef\)](#)
- Arria [581\(Ref\)](#)
 - device options [581\(Ref\)](#)
 - file format options [584\(Ref\)](#)
 - set_option device options [583\(Ref\)](#)
- set_option synthesis options [584\(Ref\)](#)
- arrow keys, selecting objects in Hierarchy Browser [131\(Ref\)](#)
- arrow pointers for push and pop [130\(Ref\)](#)
- ASICs [1195\(UG\)](#)
 - clocking different from FPGA [1200\(UG\)](#)
 - converting for FPGA prototyping [1198\(UG\)](#)
 - partitioning [1196\(UG\)](#)
- ASICs, converting
 - power considerations [1211\(UG\)](#)
 - UPF file [1212\(UG\)](#)
- assign_to_region Tcl command [39\(CmdRef\)](#)
- assignment operators
 - VHDL [210\(HDLRef\)](#)
- assignment statement
 - combinational logic (Verilog) [84\(HDLRef\)](#)
 - level-sensitive latches (Verilog) [88\(HDLRef\)](#)
 - VHDL [257\(HDLRef\)](#)
- asterisk wildcard
 - Find command [387\(UG\)](#), [446\(UG\)](#)
- asymmetric RAM
 - inferring [276\(Ref\)](#)
 - instantiating as a black box [282\(Ref\)](#)
- asymmetric RAM examples [276\(Ref\)](#)
- asynchronous clock report
 - description [215\(Ref\)](#)
 - generation option [524\(CmdRef\)](#)
- asynchronous clocks [77\(DebugRef\)](#)
- asynchronous sets and resets
 - Verilog [91\(HDLRef\)](#)
 - VHDL [270\(HDLRef\)](#)
- asynchronous sets/resets
 - and gated clock conversion [894\(UG\)](#)
- asynchronous state machines
 - Verilog [99\(HDLRef\)](#)
 - VHDL [280\(HDLRef\)](#)
- ATOM mapping, Intel [527\(Ref\)](#)
- attr_applied.sdc file [731\(UG\)](#)
- attr_unapplied.sdc file [731\(UG\)](#)
- attributes
 - adding [148\(UG\)](#)
 - adding in constraint files [276\(UG\)](#)
 - adding in SCOPE [154\(UG\)](#)

- adding in Verilog [150\(UG\)](#)
- adding in VHDL [149\(UG\)](#)
- collections [249\(UG\)](#)
- custom [266\(AttrRef\)](#)
- effects of retiming [575\(UG\)](#)
- for FSMs [533\(UG\)](#), [597\(UG\)](#)
- global attribute summary [21\(AttrRef\)](#)
- handling properties [158\(UG\)](#)
- inferring RAM [235\(Ref\)](#)
- Intel [623\(Ref\)](#)
- pipelining [569\(UG\)](#)
- specifying in the SCOPE spreadsheet [16\(AttrRef\)](#)
- specifying in the source code [109\(HDLRef\)](#)
- specifying, overview of methods [16\(AttrRef\)](#)
- syn_assign_to_region [135\(AttrRef\)](#)
- syn_clock_priority [169\(AttrRef\)](#)
- syn_direct_reset [195\(AttrRef\)](#)
- syn_hier (on compile points) [647\(UG\)](#)
- syn_highrel_ioconnector [325\(AttrRef\)](#)
- syntax, Verilog [109\(HDLRef\)](#)
- syntax, VHDL [318\(HDLRef\)](#)
- VHDL package [149\(UG\)](#)
- attributes (Achronix) [515\(Ref\)](#)
- attributes (Microsemi) [818\(Ref\)](#)
- attributes (Xilinx) [940\(Ref\)](#)
- Attributes demo [70\(Ref\)](#)
- attributes in .cdc file [152\(UG\)](#)
- Attributes panel
 - using SCOPE [221\(UG\)](#)
- Attributes panel, SCOPE [305\(CmdRef\)](#)
- Attributes panel, SCOPE spreadsheet [16\(AttrRef\)](#)
- auto constraints [181\(Ref\)](#)
 - Maximize option [95\(Ref\)](#)
 - Maximize option (Constraints tab) [445\(CmdRef\)](#)
- auto constraints, using [500\(UG\)](#)
- Auto route cross probe insts command [1090\(UG\)](#)
- AutoConstraint_design_name.sdc [503\(UG\)](#)
- automatic compile points
 - compared to manual [616\(UG\)](#)
 - flow [635\(UG\)](#)
 - using with manual [650\(UG\)](#)

- automatic task declaration [53\(HDLRef\)](#)

B

- B.E.S.T [461\(UG\)](#)
- Back command [411\(CmdRef\)](#)
- backannotation
 - Intel [1165\(UG\)](#)
- backslash
 - escaping dot wildcard in Find command [387\(UG\)](#), [446\(UG\)](#)
 - in Find command (Physical Analyst) [1083\(UG\)](#)
- base synthesis
 - using [607\(UG\)](#)
- batch mode [26\(UG\)](#), [786\(UG\)](#), [203\(CmdRef\)](#)
 - using find and expand [245\(UG\)](#)
- Behavior Extracting Synthesis Technology. *See* B.E.S.T
- bit slicing [1051\(UG\)](#)
 - legal primitives [1052\(UG\)](#)
- bit-stream casting [133\(HDLRef\)](#)
- bit-string literals [332\(HDLRef\)](#)
- black [312\(UG\)](#)
- black box constraints
 - VHDL [317\(HDLRef\)](#)
- black box directives
 - black_box_pad_pin [55\(AttrRef\)](#)
 - black_box_tri_pins [59\(AttrRef\)](#)
 - syn_black_box [153\(AttrRef\)](#)
 - syn_force_seq_prim [283\(AttrRef\)](#)
 - syn_isclock [353\(AttrRef\)](#)
 - syn_resources [576\(AttrRef\)](#)
 - syn_tco [659\(AttrRef\)](#)
 - syn_tpd [665\(AttrRef\)](#)
 - syn_tristate [671\(AttrRef\)](#)
 - syn_tsu [683\(AttrRef\)](#)
- black box instantiation
 - true dual-port asymmetric RAM [282\(Ref\)](#)
- black boxes [522\(UG\)](#), [8\(DebugRef\)](#)
 - See also* macros, macro libraries
 - adding constraints [526\(UG\)](#)
 - adding constraints in SCOPE [529\(UG\)](#)
 - adding constraints in Verilog [528\(UG\)](#)
 - adding constraints in VHDL [527\(UG\)](#)
 - continue on error [333\(UG\)](#)
 - directives. *See* black box directives

- EDIF naming consistency [530\(UG\)](#)
- for IP cores [875\(Ref\)](#)
- for predefined macros (Intel) [526\(Ref\)](#)
- gated clock attributes [884\(UG\)](#)
- in synthesized netlist [312\(UG\)](#)
- instantiating in Verilog [522\(UG\)](#)
- instantiating in VHDL [524\(UG\)](#)
- instantiating, Verilog [100\(HDLRef\)](#)
- instantiating, VHDL [316\(HDLRef\)](#)
- internal startup box (Xilinx) [775\(AttrRef\)](#)
- Lattice [647\(Ref\)](#), [667\(Ref\)](#)
- Microsemi [753\(Ref\)](#)
- passing VHDL boolean generics [94\(UG\)](#)
- passing VHDL integer generics [95\(UG\)](#)
- pin attributes [530\(UG\)](#)
- prepared component method (Intel) [557\(UG\)](#)
- setting in hierarchical projects [190\(UG\)](#)
- source code directives [154\(AttrRef\)](#)
- specifying timing information for Xilinx cores [875\(Ref\)](#)
- `syn_gatedclk_clock_en` directive [297\(AttrRef\)](#)
- timing directives [665\(AttrRef\)](#)
- Verilog [100\(HDLRef\)](#)
- VHDL [316\(HDLRef\)](#)
- Xilinx [858\(Ref\)](#)
- Xilinx macros [855\(Ref\)](#)
- `black_box` compile point [622\(UG\)](#)
- `black_box_pad_pin` directive [55\(AttrRef\)](#)
- `black_box_tri_pins` directive [59\(AttrRef\)](#)
- Block Inputs Map
 - Physical Analyst [1111\(UG\)](#)
- block name on end (SystemVerilog) [161\(HDLRef\)](#)
- block RAM
 - dual-port RAM examples [250\(Ref\)](#)
 - inferring [237\(Ref\)](#)
 - mapping ROM (Xilinx) [849\(Ref\)](#)
 - modes [233\(Ref\)](#)
 - `NO_CHANGE` mode example [246\(Ref\)](#)
 - RAM with control signals examples [262\(Ref\)](#)
 - `READ_FIRST` mode example [245\(Ref\)](#)
 - single-port RAM examples [247\(Ref\)](#)
 - types [233\(Ref\)](#)
 - `WRITE_FIRST` mode example [244\(Ref\)](#)
- block RAMs
 - inferring byte enables examples [288\(Ref\)](#)
- Lattice [636\(Ref\)](#)
- parity bus, Xilinx [848\(Ref\)](#)
- `syn_ramstyle` attribute [820\(Ref\)](#)
- Xilinx single port and dual-port [847\(Ref\)](#)
- Block Utilization Map
 - Physical Analyst [1110\(UG\)](#)
- block-based subprojects
 - compared to instance-based [160\(UG\)](#)
- block-first hierarchical development flow [56\(UG\)](#)
- blocking-style license queuing [789\(UG\)](#)
- Blocks
 - initial Block [22\(HDLRef\)](#)
- blocks
 - defining for hierarchical projects [160\(UG\)](#)
 - JTAG communication [81\(DebugUG\)](#)
 - packing I/O (Xilinx) [856\(Ref\)](#)
 - sampling [24\(DebugRef\)](#)
- board file
 - generation [38\(DebugRef\)](#)
- board query [38\(DebugRef\)](#)
- bookmarks
 - in source files [83\(UG\)](#)
 - using in log files [302\(UG\)](#)
- bottom-up design flow
 - compile point advantages [614\(UG\)](#)
- bottom-up hierarchical synthesis flow [59\(UG\)](#)
- bottom-up synthesis [803\(UG\)](#)
- boundary scan [35\(DebugRef\)](#)
- boundary-scan registers [84\(DebugUG\)](#)
- BRAM
 - debug memory [130\(DebugUG\)](#)
 - IICE buffer type [56\(DebugUG\)](#)
- breaking up large primitives (Synplify Elite) [1051\(UG\)](#)
- breakpoint icon
 - color coding [39\(DebugUG\)](#)
- breakpoints
 - activating [99\(DebugUG\)](#)
 - activating/deactivating [81\(DebugRef\)](#)
 - combined with watchpoints [23\(DebugRef\)](#)
 - in folded hierarchy [38\(DebugUG\)](#)
 - instance selection [39\(DebugUG\)](#)

- listing available [10\(DebugRef\)](#)
- listing instrumented [10\(DebugRef\)](#)
- multiple [22\(DebugRef\)](#)
- searching [42\(DebugRef\)](#)
- selecting [38\(DebugUG\)](#)
- breakpoints command [19\(DebugRef\)](#)
- browsers [433\(UG\)](#)
- buffer
 - sample depth [51\(DebugRef\)](#)
- buffer types
 - IICE [56\(DebugUG\)](#)
- buffering
 - controlling [587\(UG\)](#)
- buffering, Intel [578\(Ref\)](#)
- buffers
 - clock. *See* clock buffers
 - global [771\(AttrRef\)](#)
 - global. *See* global buffers
 - instrumenting restrictions [29\(DebugUG\)](#)
 - output [769\(AttrRef\)](#)
- BUFG
 - clock priority (Legacy) [283\(UG\)](#)
 - for fanouts [588\(UG\)](#)
- bufg_revamp_flow [152\(CmdRef\)](#)
- BUFGCTRL
 - false paths (Legacy) [284\(UG\)](#)
- BUFGDLL [897\(Ref\)](#)
- BUFGMUX
 - clock priority (Legacy) [283\(UG\)](#)
- BUFGMUX_1 inference [895\(Ref\)](#)
- BUFGMUX_CTRL
 - false paths (Legacy) [284\(UG\)](#)
- BUFGMUX/BUFGMUX_1 inference [857\(Ref\)](#), [895\(Ref\)](#)
- BUFR clock buffers [896\(Ref\)](#)
- Build Project command [390\(CmdRef\)](#)
- built-in gate primitives (Verilog) [17\(HDLRef\)](#)
- bus bundling [569\(CmdRef\)](#)
- bus constraints
 - multicycle (Intel) [617\(Ref\)](#)
- bus_dimension_separator_style
 - command [384\(CmdRef\)](#)
- bus_naming_style command [384\(CmdRef\)](#)

- buses
 - compressed display [569\(CmdRef\)](#)
 - enabling bit range display [568\(CmdRef\)](#)
 - hiding in flattened Technology views [569\(CmdRef\)](#)
 - INIT values for bits [885\(Ref\)](#)
 - instrumenting partial [30\(DebugUG\)](#)
 - RLOC values for bits [903\(Ref\)](#)
- buttons and options, Project view [94\(Ref\)](#)
- By any transition command [412\(CmdRef\)](#)
- By input transitions command [412\(CmdRef\)](#)
- By output transitions command [412\(CmdRef\)](#)
- Byteblaster cable settings [41\(DebugRef\)](#)
- byte-enable RAM
 - inferring [288\(Ref\)](#)
- byte-enable RAM examples [288\(Ref\)](#)
- byte-enable RAMs
 - SYNCore [364\(Ref\)](#)
- byte-wide write enable RAM
 - Intel [532\(Ref\)](#)

C

- c_diff command (collections) [297\(CmdRef\)](#)
- c_diff command, examples [251\(UG\)](#)
- c_intersect command (collections) [297\(CmdRef\)](#)
- c_intersect command, examples [252\(UG\)](#)
- c_list command
 - different from c_print [253\(UG\)](#)
 - example [255\(UG\)](#)
 - using [255\(UG\)](#)
- c_print command
 - different from c_list [253\(UG\)](#)
 - using [255\(UG\)](#)
- c_print command (collections) [297\(CmdRef\)](#)
- c_sub command (collections) [297\(CmdRef\)](#)
- c_syndiff command (collections) [297\(CmdRef\)](#)
- c_syndiff command, examples [252\(UG\)](#), [237\(CmdRef\)](#)
- c_union command (collections) [297\(CmdRef\)](#)

- c_union command, examples [251\(UG\)](#)
- cable compatibility [40\(DebugRef\)](#)
- cable option settings [27\(DebugRef\)](#)
- cable type [68\(DebugUG\)](#)
- cable type settings
 - Byteblaster [41\(DebugRef\)](#)
 - JTAGTech3710 [44\(DebugRef\)](#)
 - Microsemi [45\(DebugRef\)](#)
 - Xilinx parallel [41\(DebugRef\)](#)
 - Xilinx USB [42\(DebugRef\)](#)
 - Xilinxauto [43\(DebugRef\)](#)
- cable types [26\(DebugRef\)](#)
- cables
 - connection [76\(DebugUG\)](#)
- callback functions, customizing flow [806\(UG\)](#), [808\(UG\)](#)
- camera mouse pointer [390\(CmdRef\)](#), [8\(DebugRef\)](#)
- carry chains
 - inferring [695\(Ref\)](#)
- case sensitivity
 - Find command (Tcl) [238\(UG\)](#)
- case sensitivity, Tcl find command [216\(CmdRef\)](#)
- case statement
 - default [79\(AttrRef\)](#)
 - VHDL [230\(HDLRef\)](#)
- casting
 - static [133\(HDLRef\)](#)
- casting types [133\(HDLRef\)](#)
- cck.rpt file (constraint checking report) [193\(Ref\)](#)
- cd command [22\(DebugRef\)](#)
- cdc
 - syn_black_box example [74\(UG\)](#)
 - syn_keep example [75\(UG\)](#)
- cdc file syntax [152\(UG\)](#)
- CDPL [820\(UG\)](#), [152\(CmdRef\)](#)
 - setting [821\(UG\)](#)
- cell interior display, enabling/disabling [569\(CmdRef\)](#)
- cells
 - enhancing display in Physical Analyst [1068\(UG\)](#)
- chain command [23\(DebugRef\)](#)
- Change File command [417\(CmdRef\)](#)
- Change Implementation Name command [593\(CmdRef\)](#)
- check boxes, Project view [94\(Ref\)](#)
- check_fdc_query command [40\(CmdRef\)](#)
- check_fdc_query Tcl command [40\(CmdRef\)](#)
- chip regions (Design Planner) [1033\(UG\)](#)
- clear command [26\(DebugRef\)](#)
- Clear Parameters command [585\(CmdRef\)](#)
- Clearbox
 - features [597\(Ref\)](#)
 - implementing megafunctions with [698\(UG\)](#)
 - inferring megafunctions [699\(UG\)](#)
 - instantiating megafunctions [703\(UG\)](#)
 - primitives [598\(Ref\)](#)
 - set_option parameters [179\(CmdRef\)](#)
 - setting options [179\(CmdRef\)](#)
 - using [698\(UG\)](#)
- client-server configuration [71\(DebugUG\)](#)
- cliquing [586\(Ref\)](#)
- clock
 - sampling [47\(DebugRef\)](#)
- clock alias [528\(CmdRef\)](#)
- clock and path constraints
 - setting [222\(UG\)](#)
- clock as object [528\(CmdRef\)](#)
- clock buffering report, log file (.srr) [204\(Ref\)](#)
- clock buffers [897\(Ref\)](#)
 - assigning resources [425\(AttrRef\)](#)
- clock constraints
 - setting [222\(UG\)](#)
 - setting (Legacy) [263\(UG\)](#)
- clock conversion report
 - accessing [851\(UG\)](#)
 - analyzing [852\(UG\)](#)
- clock DLLs [897\(Ref\)](#)
- clock edges (VHDL) [261\(HDLRef\)](#)
- clock enables
 - inferring registers (Intel) [528\(Ref\)](#)
 - inferring registers (Xilinx) [849\(Ref\)](#)
 - inferring with syn_direct_enable [190\(AttrRef\)](#)

- net assignment [189\(AttrRef\)](#)
- clock frequency goals, tradeoffs using different [801\(UG\)](#)
- clock groups
 - Clock Relationships (timing report) [213\(Ref\)](#)
 - effect on false path constraints [236\(UG\)](#)
- clock groups, SCOPE [289\(CmdRef\)](#)
- clock option [47\(DebugRef\)](#)
- clock paths, ignoring [320\(CmdRef\)](#)
- clock pin drivers, selecting all [104\(Ref\)](#)
- clock pins (Design Planner) [1024\(UG\)](#)
- clock priority
 - syn_clock_priority [169\(AttrRef\)](#)
- clock relationships, timing report [213\(Ref\)](#)
- clock report
 - asynchronous [207\(Ref\)](#)
- clock skew example (Synplify Premier) [899\(Ref\)](#), [900\(Ref\)](#)
- clock skew, Xilinx [910\(Ref\)](#)
- Clock Tree, HDL Analyst tool [104\(Ref\)](#)
- clock trees [485\(UG\)](#)
- clocks
 - asynchronous [77\(DebugRef\)](#)
 - asynchronous report [215\(Ref\)](#)
 - converting ASIC to FPGA [1200\(UG\)](#)
 - declared clock [209\(Ref\)](#)
 - defining [104\(Ref\)](#)
 - derived clock [210\(Ref\)](#)
 - edge selection [22\(DebugRef\)](#)
 - edges in VHDL [261\(HDLRef\)](#)
 - implicit false path [236\(UG\)](#)
 - inferred clock [209\(Ref\)](#)
 - on black boxes [353\(AttrRef\)](#)
 - sample [21\(DebugRef\)](#)
 - system clock [210\(Ref\)](#)
- Clocks panel
 - using SCOPE [220\(UG\)](#)
- Clocks panel, SCOPE [288\(CmdRef\)](#)
- Close command [390\(CmdRef\)](#), [8\(DebugRef\)](#)
- Close Project command [391\(CmdRef\)](#)
- code
 - ignoring with pragma translate off/on [99\(AttrRef\)](#)

- CoE. See continue on error [330\(UG\)](#)
- Collapse All command [619\(CmdRef\)](#)
- Collection Commands
 - get_prop [239\(CmdRef\)](#)
- collection commands
 - c_diff [233\(CmdRef\)](#)
 - c_intersect [234\(CmdRef\)](#)
 - c_list [235\(CmdRef\)](#)
 - c_print [235\(CmdRef\)](#)
 - c_symdiff [237\(CmdRef\)](#)
 - c_union [237\(CmdRef\)](#)
 - SCOPE [297\(CmdRef\)](#)
- collections
 - adding attributes to [249\(UG\)](#)
 - adding objects [250\(UG\)](#)
 - concatenating [250\(UG\)](#)
 - constraints [248\(UG\)](#)
 - copying [254\(UG\)](#)
 - creating from common objects [250\(UG\)](#)
 - creating from other collections [248\(UG\)](#)
 - creating in SCOPE [247\(UG\)](#)
 - creating in Tcl [249\(UG\)](#)
 - crossprobing objects [248\(UG\)](#)
 - definition [246\(UG\)](#)
 - diffing [250\(UG\)](#)
 - highlighting in HDL Analyst views [253\(UG\)](#)
 - listing objects [255\(UG\)](#)
 - listing objects and properties [253\(UG\)](#)
 - listing objects in a file [254\(UG\)](#)
 - listing objects in columnar format [253\(UG\)](#)
 - listing objects with c_list [253\(UG\)](#)
 - special characters [252\(UG\)](#)
 - Synopsys standard commands [274\(CmdRef\)](#)
 - Tcl window and SCOPE comparison [246\(UG\)](#)
 - using Tcl expand command [242\(UG\)](#)
 - using Tcl find command [241\(UG\)](#)
 - viewing [253\(UG\)](#)
- Collections panel
 - using SCOPE [220\(UG\)](#)
- Collections panel, SCOPE [296\(CmdRef\)](#)
- color coding
 - Text Editor [66\(Ref\)](#)
- column editing [83\(UG\)](#)
- com command [26\(DebugRef\)](#)

- combination hierarchical synthesis flow [63\(UG\)](#)
- combinational logic
 - always_comb block (SystemVerilog) [163\(HDLRef\)](#)
 - Verilog [81\(HDLRef\)](#)
 - VHDL [238\(HDLRef\)](#)
- combinational loop errors in state machines [281\(HDLRef\)](#)
- combined data, port types (Verilog) [38\(HDLRef\)](#)
- commands
 - Add Place & Route Job [604\(CmdRef\)](#)
 - Auto route cross probe insts (Physical Analyst) [1090\(UG\)](#)
 - Go to Location (Physical Analyst) [1085\(UG\)](#)
 - Hierarchy Browser [619\(CmdRef\)](#)
 - Highlight Visible Net Instances (Physical Analyst) [1101\(UG\)](#)
 - Markers [1086\(UG\)](#)
 - menu
 - See individual command entries
 - netlist editing [1186\(UG\)](#)
 - Select Net Instances [1101\(UG\)](#)
 - Send Crossprobes when selecting (Physical Analyst) [1090\(UG\)](#)
 - set_modules (Tcl) [239\(CmdRef\)](#)
 - Signal Flow [1073\(UG\)](#)
 - slice_primitive [1052\(UG\)](#)
 - Tcl
 - See Tcl commands
 - Tcl collection [232\(CmdRef\)](#)
 - Tcl command equivalents [16\(CmdRef\)](#)
 - Tcl expand [229\(CmdRef\)](#)
 - Tcl find [213\(CmdRef\)](#)
 - Tcl hooks [808\(UG\)](#)
- comma-separated sensitivity list (Verilog) [39\(HDLRef\)](#)
- Comment Code command [397\(CmdRef\)](#)
- commenting out code (Text Editor) [66\(Ref\)](#)
- comments
 - source files [83\(UG\)](#)
 - Verilog [77\(HDLRef\)](#)
 - VHDL [258\(HDLRef\)](#)
- Common Distributed Processing Library [820\(UG\)](#), [152\(CmdRef\)](#)
- communication cable
 - settings [39\(DebugRef\)](#)
- communications settings [68\(DebugUG\)](#)
- companion parts, Stratix, HardCopy [576\(Ref\)](#)
- compilation process [331\(UG\)](#)
- Compile Only command [491\(CmdRef\)](#)
- Compile Physical Hierarchy command [492\(CmdRef\)](#)
- compile point constraints
 - editing [621\(CmdRef\)](#)
 - forward-annotating (Cyclone, Arria) [618\(Ref\)](#)
- compile point types
 - black_box [622\(UG\)](#)
 - hard [619\(UG\)](#)
 - locked [620\(UG\)](#)
 - locked,partition [622\(UG\)](#)
- compile points
 - advantages [614\(UG\)](#)
 - allowed resources [109\(AttrRef\)](#)
 - analyzing results [648\(UG\)](#)
 - automatic compile point flow [635\(UG\)](#)
 - automatic timing budgeting [627\(UG\)](#)
 - child [617\(UG\)](#)
 - constraint files [624\(UG\)](#)
 - constraints for forward-annotation [634\(UG\)](#)
 - constraints, internal [634\(UG\)](#)
 - continue on error [336\(UG\)](#)
 - creating constraint file [646\(UG\)](#)
 - defined [614\(UG\)](#)
 - defining in constraint files [643\(UG\)](#)
 - described [616\(UG\)](#)
 - fast synthesis [651\(UG\)](#)
 - feature summary [623\(UG\)](#)
 - Identify flow [1183\(UG\)](#)
 - incremental synthesis [653\(UG\)](#)
 - Intel [579\(Ref\)](#)
 - Intel incremental flows [1125\(UG\)](#)
 - Lattice [698\(Ref\)](#)
 - manual compile point flow [639\(UG\)](#)
 - Microsemi [814\(Ref\)](#)
 - multiprocessing [652\(UG\)](#)
 - nested [617\(UG\)](#)
 - optimization [631\(UG\)](#), [632\(UG\)](#)
 - order of synthesis [631\(UG\)](#)
 - parent [617\(UG\)](#)
 - preserving hierarchy for Xilinx Place and Route [806\(AttrRef\)](#)

- preserving with syn_hier [647\(UG\)](#)
- Quartus II Incremental Compilation
 - [1128\(UG\)](#)
- resynthesis [633\(UG\)](#)
- setting constraints [646\(UG\)](#)
- setting type [644\(UG\)](#)
- syn_hier [647\(UG\)](#)
- synthesis process [630\(UG\)](#)
- synthesizing [634\(UG\)](#)
- types [618\(UG\)](#)
- update compile point timing data
 - [501\(Ref\)](#)
- updating data (Microsemi) [799\(Ref\)](#)
- using automatic and manual compile points together [650\(UG\)](#)
- using syn_allowed_resources attribute [648\(UG\)](#)
- Xilinx [909\(Ref\)](#)
- Xilinx flow [937\(Ref\)](#)
- Xilinx incremental flows [1154\(UG\)](#)
- compile points and hierarchical project management [54\(UG\)](#)
- Compile Points panel [221\(UG\)](#)
- Compile Points panel, SCOPE
 - [308\(CmdRef\)](#)
- compile_strategy [148\(CmdRef\)](#), [153\(CmdRef\)](#)
- compile-point flow
 - Xilinx [1158\(UG\)](#)
- compile-point synthesis
 - interface logic models [626\(UG\)](#)
- compile-point synthesis flow
 - defining compile points [643\(UG\)](#)
 - setting constraints [646\(UG\)](#)
- compiler
 - loop iteration, loop_limit [83\(AttrRef\)](#)
 - loop iteration, syn_looplimit [371\(AttrRef\)](#)
- compiler directives [70\(UG\)](#)
 - using New Constraint File [72\(UG\)](#)
 - __ALLOWNESTEDBLOCKCOMMENTS
 - TART__ [469\(CmdRef\)](#)
 - __SYN_COMPATIBLE_INCLUDEPATH_
 - [470\(CmdRef\)](#)
 - __BETA_FEATURES_ON_ [466\(CmdRef\)](#)
 - __SEARCHFILENAMEONLY_ [467\(CmdRef\)](#)
 - IGNORE_VERILOG_BLACKBOX_GUTS
 - [465\(CmdRef\)](#)
 - UI option [457\(CmdRef\)](#)
 - Verilog [463\(CmdRef\)](#)

- compiler directives (Verilog)
 - specifying [144\(UG\)](#)
- compiler directives syntax [73\(UG\)](#)
- compiler errors
 - continue on error [330\(UG\)](#)
- compiler report, log file (.srr) [202\(Ref\)](#)
- compilers [27\(UG\)](#)
 - TTFP. *See* TTFP compiler
- complex counter [52\(DebugUG\)](#)
 - cycles mode [51\(DebugRef\)](#)
 - disabling [120\(DebugUG\)](#)
 - events mode [51\(DebugRef\)](#)
 - modes [119\(DebugUG\)](#)
 - pulsewidth mode [52\(DebugRef\)](#)
 - size [53\(DebugUG\)](#)
 - watchdog mode [52\(DebugRef\)](#)
- complex triggering
 - [48\(DebugRef\)](#), [23\(DebugRef\)](#)
- components, VHDL. *See* VHDL components
- concurrent signal assignments (VHDL)
 - [235\(HDLRef\)](#)
- condition operator
 - VHDL 2008 [331\(HDLRef\)](#)
- conditional signal assignments (VHDL)
 - [237\(HDLRef\)](#)
- configuration
 - IICE [46\(DebugRef\)](#)
- configuration statement
 - VHDL [296\(HDLRef\)](#)
 - VHDL generic mapping [296\(HDLRef\)](#)
 - VHDL multiple entities [298\(HDLRef\)](#)
 - VHDL port mapping [297\(HDLRef\)](#)
- configuration, VHDL
 - declaration [289\(HDLRef\)](#)
 - specification [286\(HDLRef\)](#)
- Configure External Programs command
 - [575\(CmdRef\)](#)
- Configure IICE dialog box [124\(DebugUG\)](#)
 - IICE Controller tab
 - [22\(DebugRef\)](#), [28\(DebugRef\)](#)
 - IICE Sampler tab [19\(DebugRef\)](#)
- Configure Mapper Parallel Job command
 - [546\(CmdRef\)](#)
- Configure Verilog Compiler command
 - [546\(CmdRef\)](#)

- Configure VHDL Compiler command [546\(CmdRef\)](#)
- Configure Watch command [585\(CmdRef\)](#)
- congestion
 - using estimation report [340\(UG\)](#)
- congestion analysis after logic synthesis using [340\(UG\)](#)
- congestion analysis report [340\(UG\)](#)
- congestion map
 - controls [1107\(UG\)](#)
- connectivity, enabling bit range display [568\(CmdRef\)](#)
- console window [24\(DebugRef\)](#)
 - operations [25\(DebugRef\)](#)
- console window operations [45\(DebugUG\)](#)
- constant function
 - syntax restrictions [68\(HDLRef\)](#)
- constant function (Verilog 2001) [41\(HDLRef\)](#)
- constant math function [51\(HDLRef\)](#)
- constants
 - extracting from VHDL source code [147\(UG\)](#)
- constants (SystemVerilog) [138\(HDLRef\)](#)
- constants, VHDL [215\(HDLRef\)](#)
 - SNS (Selected Name Support) [241\(HDLRef\)](#)
- Constraint Check command [220\(Ref\)](#)
- constraint checker
 - check_fdc_query command [40\(CmdRef\)](#)
- constraint checking report [220\(Ref\)](#)
- constraint file
 - define_compile_point [386\(CmdRef\)](#)
 - define_current_design [387\(CmdRef\)](#)
 - syn_connect [200\(CmdRef\)](#)
 - syn_create_err_net [201\(CmdRef\)](#)
- constraint files [147\(Ref\)](#)
 - .sdc [185\(Ref\)](#)
 - applying to a collection [248\(UG\)](#)
 - automatic. *See* auto constraints
 - compile point [624\(UG\)](#), [634\(UG\)](#)
 - creating in a text editor [275\(UG\)](#)
 - editing [228\(UG\)](#)
 - editing compile point files [621\(CmdRef\)](#)
 - effects of retiming [575\(UG\)](#)
 - fdc and sdc precedence order [150\(Ref\)](#)
 - forward-annotation, Lattice [448\(Ref\)](#), [632\(Ref\)](#), [748\(Ref\)](#), [826\(Ref\)](#)
 - Intel Max+Plus II [617\(Ref\)](#)
 - Microsemi [810\(Ref\)](#)
 - options [138\(UG\)](#)
 - PLL [528\(Ref\)](#)
 - SCOPE spreadsheet [286\(CmdRef\)](#)
 - setting for compile points [646\(UG\)](#)
 - tcl script examples [802\(UG\)](#)
 - translating [497\(CmdRef\)](#)
- constraint files (.sdc)
 - creating [79\(Ref\)](#)
- constraint priority [150\(Ref\)](#)
- constraint_file Tcl command [45\(CmdRef\)](#)
- constraints
 - altplls [600\(Ref\)](#)
 - auto constraints. *See* auto constraints
 - automatic. *See* auto constraints
 - check constraints [493\(CmdRef\)](#)
 - defining clocks (Legacy) [259\(UG\)](#)
 - defining register delays (Legacy) [260\(UG\)](#)
 - FPGA timing [334\(CmdRef\)](#)
 - non-DC [158\(Ref\)](#)
 - priority [150\(Ref\)](#)
 - report file [220\(Ref\)](#)
 - specifying through points [232\(UG\)](#)
 - styles [149\(Ref\)](#)
 - translating Intel constraints [124\(CmdRef\)](#)
 - translating Intel I/O constraints [277\(UG\)](#)
 - translating with ise2syn [782\(UG\)](#)
 - translating Xilinx constraints for logic synthesis [286\(UG\)](#)
 - types [220\(UG\)](#), [146\(Ref\)](#)
 - types (legacy) [261\(UG\)](#)
 - using FDC template command [218\(UG\)](#)
 - Vivado flow [1135\(UG\)](#)
- Constraints panel
 - Implementation Options dialog box [443\(CmdRef\)](#)
- constructs
 - interface [129\(HDLRef\)](#), [179\(HDLRef\)](#)
 - union (SystemVerilog) [131\(HDLRef\)](#)
- context
 - for object in filtered view [463\(UG\)](#)
- context declarations
 - VHDL 2008 [342\(HDLRef\)](#)
- context help editor [78\(UG\)](#), [67\(Ref\)](#)

- SystemVerilog [78\(UG\)](#)
- context of filtered schematic, displaying [136\(Ref\)](#)
- context sensitive help
 - using the F1 key [32\(Ref\)](#)
- context window (Physical Analyst)
[1064\(UG\)](#)
- context-sensitive popup menus
 - See popup menus
- Continue on Error
 - Configure Compile Point Process
[549\(CmdRef\)](#)
- continue on error [137\(UG\)](#), [330\(UG\)](#)
 - analyzing errors [332\(UG\)](#)
 - compilation [330\(UG\)](#)
 - compile points [336\(UG\)](#)
 - reporting [332\(UG\)](#)
- Continue on Error compile point option
[549\(CmdRef\)](#)
- continuous assignments (Verilog)
 - combinational logic [84\(HDLRef\)](#)
- continuous assignments, Verilog
 - level-sensitive latches [88\(HDLRef\)](#)
- control panel
 - displaying instances [441\(Ref\)](#)
 - displaying nets [442\(Ref\)](#)
 - displaying row sites [442\(Ref\)](#)
 - displaying signal pins [442\(Ref\)](#)
 - Physical Analyst view
[1061\(UG\)](#), [441\(Ref\)](#), [442\(Ref\)](#)
- control panel (Physical Analyst)
[441\(Ref\)](#), [442\(Ref\)](#)
- control-sets, Xilinx [867\(Ref\)](#)
- convenience functions [75\(DebugRef\)](#)
- conventions
 - design hierarchy [13\(DebugRef\)](#)
 - file system [12\(DebugRef\)](#)
 - symbol [15\(DebugRef\)](#)
 - syntax [11\(DebugRef\)](#)
 - tool [12\(DebugRef\)](#)
- Copy command [396\(CmdRef\)](#), [13\(DebugRef\)](#)
- Copy File command [592\(CmdRef\)](#)
- Copy Implementation command
[593\(CmdRef\)](#)
- copy_collection command [277\(CmdRef\)](#)
- copying
 - for pasting
[87\(Ref\)](#), [30\(DebugRef\)](#), [32\(DebugRef\)](#)
 - copying image
 - Create Image command
[390\(CmdRef\)](#), [8\(DebugRef\)](#)
 - core cells
 - displaying [661\(CmdRef\)](#)
 - core voltage switch [576\(Ref\)](#)
 - core voltage, Stratix III [576\(Ref\)](#), [609\(Ref\)](#)
 - CoreGen [875\(Ref\)](#)
 - cores, instantiating in Xilinx designs
[875\(Ref\)](#)
 - corruption
 - power domains [1233\(UG\)](#)
 - counter compiler
 - SYNCore [418\(Ref\)](#)
 - counters
 - SYNCore [419\(Ref\)](#)
 - counterwidth option [48\(DebugRef\)](#)
 - CPLD technology
 - Xilinx [924\(Ref\)](#)
 - Create Image command
[390\(CmdRef\)](#), [8\(DebugRef\)](#)
 - Create Place & Route Options file dialog
box [607\(CmdRef\)](#)
 - Create Sub-project (Design Block)
command
[609\(CmdRef\)](#), [610\(CmdRef\)](#)
 - create_clock timing constraint
[335\(CmdRef\)](#)
 - create_fdc_template
 - using [218\(UG\)](#)
 - create_generated_clock timing constraint
[337\(CmdRef\)](#)
 - create_power_domain
 - examples [1214\(UG\)](#)
 - create_power_domain Tcl command
[683\(CmdRef\)](#)
 - create_region Tcl command [48\(CmdRef\)](#)
 - critical paths [141\(Ref\)](#)
 - analyzing [142\(Ref\)](#)
 - creating new schematics [536\(CmdRef\)](#)
 - custom timing reports [523\(CmdRef\)](#)
 - delay [487\(UG\)](#)
 - finding [142\(Ref\)](#), [542\(CmdRef\)](#)
 - flat view [486\(UG\)](#)

- hierarchical view [486\(UG\)](#)
 - negative slack on clock enables (Legacy) [270\(UG\)](#)
 - slack time [487\(UG\)](#)
 - Timing Report panel, Implementation Options dialog box [449\(CmdRef\)](#)
 - using -route [565\(UG\)](#)
 - viewing [485\(UG\)](#)
 - critical paths (Design Planner)
 - assigning to regions [1037\(UG\)](#)
 - critical paths (Physical Analyst)
 - tracing backward [519\(UG\)](#)
 - tracing forward [517\(UG\)](#)
 - cross probing [660\(CmdRef\)](#)
 - cross triggering
 - [54\(DebugUG\)](#), [116\(DebugUG\)](#), [118\(DebugUG\)](#), [127\(DebugUG\)](#), [77\(DebugRef\)](#)
 - commands [78\(DebugRef\)](#)
 - enabling [116\(DebugUG\)](#), [77\(DebugRef\)](#)
 - state machine commands [78\(DebugRef\)](#)
 - cross-clock paths, timing analysis [213\(Ref\)](#)
 - cross-hair mouse pointer [76\(Ref\)](#)
 - cross-module referencing
 - Verilog [57\(HDLRef\)](#)
 - crossprobing [454\(UG\)](#), [120\(Ref\)](#)
 - and retiming [575\(UG\)](#)
 - collection objects [248\(UG\)](#)
 - definition [120\(Ref\)](#)
 - filtering text objects for [458\(UG\)](#)
 - from FSM viewer [460\(UG\)](#)
 - from log file [302\(UG\)](#)
 - from message viewer [318\(UG\)](#)
 - from text files [456\(UG\)](#)
 - from text files to Physical Analyst [1092\(UG\)](#)
 - Hierarchy Browser [388\(UG\)](#), [454\(UG\)](#)
 - importance of encoding style [460\(UG\)](#)
 - new HDL Analyst views [389\(UG\)](#)
 - paths [457\(UG\)](#)
 - Physical Analyst view [1090\(UG\)](#)
 - RTL view [455\(UG\)](#)
 - schematic views [388\(UG\)](#)
 - Technology view [455\(UG\)](#)
 - Technology view to Physical Analyst [1095\(UG\)](#)
 - Text Editor view [455\(UG\)](#)
 - text file example [457\(UG\)](#)
 - to FSM Viewer [460\(UG\)](#)
 - to place-and-route file [430\(UG\)](#)
 - Verilog file [455\(UG\)](#)
 - VHDL file [455\(UG\)](#)
 - View Cross Probing commands [1090\(UG\)](#)
 - within RTL and Technology views [454\(UG\)](#)
 - crossprobing (Physical Analyst)
 - auto route crossprobing [1096\(UG\)](#)
 - RTL view [1090\(UG\)](#), [1094\(UG\)](#)
 - Technology view [1090\(UG\)](#)
 - crossprobing commands (Synplify Elite)
 - Physical Analyst view [1090\(UG\)](#)
 - Ctrl key
 - avoiding docking [78\(Ref\)](#)
 - multiple selection [75\(Ref\)](#)
 - zooming using the mouse wheel [77\(Ref\)](#)
 - current level
 - expanding logic from net [467\(UG\)](#)
 - expanding logic from pin [467\(UG\)](#)
 - searching current level and below [443\(UG\)](#)
 - custom attributes [266\(AttrRef\)](#)
 - custom folders
 - creating [123\(UG\)](#)
 - hierarchy management [123\(UG\)](#)
 - project_folder Tcl command [123\(CmdRef\)](#)
 - customer support, Synopsys [34\(Ref\)](#)
 - customization
 - callback functions [806\(UG\)](#), [808\(UG\)](#)
 - Customize command [546\(CmdRef\)](#)
 - customizing
 - project files [553\(CmdRef\)](#)
 - Cut command [396\(CmdRef\)](#), [13\(DebugRef\)](#)
 - cutting (for pasting) [80\(Ref\)](#)
 - cycles mode
 - complex counter [51\(DebugRef\)](#)
 - Cyclone [581\(Ref\)](#)
 - device options [581\(Ref\)](#)
 - file format options [584\(Ref\)](#)
 - set_option device options [583\(Ref\)](#)
 - set_option synthesis options [584\(Ref\)](#)
- ## D
- D flip-flop, active-high reset, set (VHDL)
 - asynchronous [271\(HDLRef\)](#)
 - synchronous [273\(HDLRef\)](#)

- data block [661\(UG\)](#)
- data compression
 - [52\(DebugUG\)](#), [104\(DebugUG\)](#), [117\(DebugUG\)](#)
 - masking [104\(DebugUG\)](#)
- data key [661\(UG\)](#)
- data objects (SystemVerilog) [137\(HDLRef\)](#)
- data type conversion [133\(HDLRef\)](#)
- data types
 - in SystemVerilog parameters [141\(HDLRef\)](#)
- data types (SystemVerilog) [125\(HDLRef\)](#)
- data types (VHDL) [205\(HDLRef\)](#)
- data types, VHDL
 - guidelines [257\(HDLRef\)](#)
- DCM clock priority [169\(AttrRef\)](#)
- DDR register inference
 - Xilinx [851\(Ref\)](#)
- DDR3
 - memory card for debug [56\(DebugUG\)](#)
- Debugger tool
 - invoking [94\(DebugUG\)](#)
- debugging
 - on separate machines [125\(DebugUG\)](#)
 - performance [130\(DebugUG\)](#)
 - using BRAM [130\(DebugUG\)](#)
- declared clock [209\(Ref\)](#)
- declaring and assigning objects (VHDL) [209\(HDLRef\)](#)
- default assignment (VHDL) [278\(HDLRef\)](#)
- default enum encoding [146\(UG\)](#)
- default propagation [251\(HDLRef\)](#)
- define_attribute [157\(UG\)](#)
 - syntax [17\(AttrRef\)](#)
- define_clock
 - forward-annotation, Intel Max+Plus II [617\(Ref\)](#)
 - forward-annotation, Microsemi [810\(Ref\)](#)
- define_compile_point
 - Tcl [386\(CmdRef\)](#)
- define_current_design
 - Tcl [387\(CmdRef\)](#)
- define_false_path
 - forward-annotation, Microsemi [811\(Ref\)](#)
 - using with syn_keep [358\(AttrRef\)](#)
- define_global_attribute
 - summary [21\(AttrRef\)](#)
 - syntax [17\(AttrRef\)](#)
- define_input_delay
 - forward-annotation with syn_forward_io_constraints [287\(AttrRef\)](#)
 - forward-annotation, Intel Max+Plus II [617\(Ref\)](#)
- define_multicycle_path
 - forward-annotation, Microsemi [811\(Ref\)](#)
 - using with syn_keep [358\(AttrRef\)](#)
- define_output_delay
 - forward-annotation with syn_forward_io_constraints [287\(AttrRef\)](#)
 - forward-annotation, Intel Max+Plus II [617\(Ref\)](#)
- define_path_delay
 - forward-annotation, Microsemi [811\(Ref\)](#)
- defining I/O standards [306\(CmdRef\)](#)
- delay paths
 - POS [326\(CmdRef\)](#)
- Delay Paths panel
 - using SCOPE [221\(UG\)](#)
- Delay Paths panel, SCOPE [302\(CmdRef\)](#)
- delays
 - forward annotating [287\(AttrRef\)](#)
 - forward-annotating with syn_forward_io_constraints [287\(AttrRef\)](#)
- Delete all bookmarks command [397\(CmdRef\)](#)
- Delete Region Assignments command [633\(CmdRef\)](#)
- Delete Region command [633\(CmdRef\)](#)
- Delete Selected Assignments command [633\(CmdRef\)](#)
- deleting
 - See removing
- Demos & Examples [69\(Ref\)](#)
- depth option [51\(DebugRef\)](#)
- derived clock [210\(Ref\)](#)

- Design Block Properties command (hierarchical project management) [612\(CmdRef\)](#)
- Design Compiler
 - avoiding DesignWare IP black boxes [312\(UG\)](#)
- design files
 - writing [90\(DebugRef\)](#)
- design flow [11\(DebugUG\)](#)
 - customizing with callback functions [806\(UG\)](#), [808\(UG\)](#)
- design flows
 - hierarchical project management [54\(UG\)](#)
 - Synplify Elite synthesis [38\(UG\)](#)
 - synthesis (Intel) [522\(Ref\)](#)
 - synthesis (Xilinx) [828\(Ref\)](#)
 - team design [54\(UG\)](#)
- design guidelines [562\(UG\)](#)
- design hierarchy [39\(DebugRef\)](#)
 - viewing [396\(UG\)](#), [462\(UG\)](#)
- design hierarchy conventions [13\(DebugRef\)](#)
- Design Hierarchy view (hierarchical project management) [41\(Ref\)](#)
- Design Hierarchy view (hierarchical project management) icons [42\(Ref\)](#)
- Design Intent
 - achieving best QoR [1207\(UG\)](#)
 - achieving fast turnaround [1205\(UG\)](#)
 - running place and route [1208\(UG\)](#)
- design parameters (Verilog)
 - extracting [463\(CmdRef\)](#)
- design plan
 - options [139\(UG\)](#)
- Design Plan Editor [437\(Ref\)](#)
- Design Plan Editor view [437\(Ref\)](#)
 - preserving region resources [1032\(UG\)](#)
- design plan file
 - logic synthesis [39\(UG\)](#)
- design plan file (.sfp) [186\(Ref\)](#)
- Design Plan Hierarchical view [435\(Ref\)](#)
- Design Plan Hierarchy view [435\(Ref\)](#)
- Design Plan view [437\(Ref\)](#)
- design plan view file (.srp) [197\(Ref\)](#), [536\(CmdRef\)](#)
- Design Planner
 - assigning pins [1021\(UG\)](#)
 - creating chip regions [1033\(UG\)](#)
 - displaying IP core areas [1033\(UG\)](#)
 - Generation 2 [994\(UG\)](#)
 - guidelines [993\(UG\)](#)
 - logic synthesis [39\(UG\)](#)
 - opening [1014\(UG\)](#)
 - popup menus [645\(CmdRef\)](#)
 - Preferences dialog box [640\(CmdRef\)](#)
 - Properties command [635\(CmdRef\)](#)
 - working with SSI devices [1044\(UG\)](#)
- Design Planner (Legacy) [1014\(UG\)](#)
- design planner constraint files (.sfp)
 - creating [79\(Ref\)](#)
- Design Planner option
 - views [434\(Ref\)](#)
- Design Planner tools menu
 - Preferences command [640\(CmdRef\)](#)
 - Show Replicated Assignments command [640\(CmdRef\)](#)
- Design Planner view [434\(Ref\)](#)
- design planning [1014\(UG\)](#)
- Design Planning panel, Implementation Options dialog box [637\(CmdRef\)](#)
- design size
 - amount displayed on a sheet [430\(UG\)](#)
- design size, schematic sheet
 - setting [124\(Ref\)](#)
- design views
 - moving between views [365\(UG\)](#), [429\(UG\)](#)
- designs
 - writing instrumented [20\(DebugUG\)](#)
- DesignWare
 - avoiding black boxes for IP [312\(UG\)](#)
 - building blocks [681\(UG\)](#)
 - DW_Foundation_Arith package [683\(UG\)](#)
 - foundation library [681\(UG\)](#)
 - importing cores [679\(UG\)](#)
 - license queuing [791\(UG\)](#)
 - minPower library [682\(UG\)](#)
 - multiprocessing licenses [683\(UG\)](#)
 - number of licenses [683\(UG\)](#)
- DesignWare options
 - VHDL panel [455\(CmdRef\)](#), [460\(CmdRef\)](#)

- device command [32\(DebugRef\)](#)
- device ID codes [44\(DebugRef\)](#)
- device option
 - Update Compile Point Timing Data [501\(Ref\)](#)
- device options [502\(Ref\)](#), [716\(Ref\)](#)
 - See also implementation options
 - CPLDs (Xilinx) [924\(Ref\)](#)
 - iCE65 Lattice technology [716\(Ref\)](#)
 - Spartan technologies (Xilinx) [914\(Ref\)](#)
 - Virtex technologies (Xilinx) [914\(Ref\)](#)
- device options (Microsemi) [803\(Ref\)](#)
- Device panel
 - Conservative Register Optimization [169\(CmdRef\)](#)
 - Implementation Options dialog box [439\(CmdRef\)](#)
- device view
 - Physical Analyst [444\(Ref\)](#)
- dh_module_sources Tcl command [63\(CmdRef\)](#)
- dialog boxes
 - Configure IICE [124\(DebugUG\)](#)
 - Enhanced Instance Display [661\(CmdRef\)](#)
 - Find Object (Physical Analyst) [671\(CmdRef\)](#)
 - Implementation Options [438\(CmdRef\)](#)
 - Physical Analyst Properties [669\(CmdRef\)](#)
 - Region Properties [635\(CmdRef\)](#)
 - Replicated Assignments [640\(CmdRef\)](#)
 - Resolve Selection [675\(CmdRef\)](#)
- diff_term attribute [73\(AttrRef\)](#)
- directives
 - _SEARCHFILENAMEONLY_ [467\(CmdRef\)](#)
 - adding [148\(UG\)](#)
 - adding in Verilog [150\(UG\)](#)
 - adding in VHDL [149\(UG\)](#)
 - beta features [466\(CmdRef\)](#)
 - black box [527\(UG\)](#), [528\(UG\)](#)
 - black box instantiation (VHDL) [316\(HDLRef\)](#)
 - for FSMs [533\(UG\)](#)
 - handling properties [158\(UG\)](#)
 - ignore syntax check [465\(CmdRef\)](#)
 - IGNORE_VERILOG_BLACKBOX_GUTS [465\(CmdRef\)](#)
 - Intel [623\(Ref\)](#)
 - specifying [109\(HDLRef\)](#)
 - specifying for the compiler (Verilog) [463\(CmdRef\)](#)
 - specifying for Verilog compiler [144\(UG\)](#)
 - syn_state_machine [596\(UG\)](#)
 - syn_tco [528\(UG\)](#)
 - adding black box constraints [527\(UG\)](#)
 - syn_tpd [528\(UG\)](#)
 - adding black box constraints [527\(UG\)](#)
 - syn_tsu [528\(UG\)](#)
 - adding black box constraints [527\(UG\)](#)
 - syntax, Verilog [109\(HDLRef\)](#)
 - syntax, VHDL [318\(HDLRef\)](#)
- directives (Achronix) [515\(Ref\)](#)
- directives (Microsemi) [818\(Ref\)](#)
- directives (Xilinx) [940\(Ref\)](#)
- directives in .cdc file [152\(UG\)](#)
- directories
 - changing [22\(DebugRef\)](#)
 - displaying working [59\(DebugRef\)](#)
 - instrumentation [44\(DebugUG\)](#)
- directory
 - examples delivered with synthesis tool [29\(UG\)](#)
- disable I/O insertion (Lattice) [697\(Ref\)](#)
- Disable Sequential Optimizations (Xilinx) [908\(Ref\)](#)
- disabling sequential optimizations [167\(CmdRef\)](#)
- display settings
 - Project view [553\(CmdRef\)](#)
- Dissolve Instances command [138\(Ref\)](#), [543\(CmdRef\)](#)
- Dissolve to Gates command [544\(CmdRef\)](#)
- dissolving instances [543\(CmdRef\)](#)
- dissolving instances for flattening hierarchy [473\(UG\)](#)
- distributed place and route
 - using [834\(UG\)](#)
- distributed processing [152\(CmdRef\)](#)
 - setting CDPL [821\(UG\)](#)
 - using [820\(UG\)](#)
- distributed RAM
 - inferring [271\(Ref\)](#)
- distributed RAM examples [274\(Ref\)](#)
- distributed TMR [905\(UG\)](#)
 - example [907\(UG\)](#)

DLLs
 defining clocks (Legacy) [269\(UG\)](#)
 docking [57\(Ref\)](#)
 avoiding [78\(Ref\)](#)
 docking GUI entities
 toolbar [78\(Ref\)](#)
 dot wildcard
 Find command [387\(UG\)](#), [446\(UG\)](#)
 do-while loops (SystemVerilog)
 [159\(HDLRef\)](#)
 drivers
 preserving duplicates with syn_keep
 [579\(UG\)](#)
 selecting [469\(UG\)](#)
 DSP (Xilinx) [215\(AttrRef\)](#), [223\(AttrRef\)](#)
 DSP blocks
 inferencing [755\(Ref\)](#)
 Intel megafunctions [540\(Ref\)](#)
 packing resets (Intel) [552\(Ref\)](#)
 DSP blocks (Intel) [540\(Ref\)](#)
 DSP48 (Xilinx) [829\(Ref\)](#)
 converting asynchronous reset
 registers
 [161\(AttrRef\)](#), [169\(AttrRef\)](#), [493\(AttrRef\)](#)
 DSP48 structures (Xilinx) [829\(Ref\)](#)
 DSP48 Xilinx
 inferring XNOR [838\(Ref\)](#)
 symmetric rounding [838\(Ref\)](#)
 DSP48E, wide adder inference [866\(Ref\)](#)
 dual-port RAM
 true dual-port RAM
 See multi-port RAMs
 dual-port RAM examples [250\(Ref\)](#)
 dual-port RAMs
 SYNCore parameters [347\(Ref\)](#)
 duplicate modules (Verilog)
 Tcl option [150\(CmdRef\)](#), [155\(CmdRef\)](#)
 DW_Foundation_Arith package [683\(UG\)](#)
 DWC
 description [929\(UG\)](#)
 DWC (Duplicate with compare) [904\(UG\)](#)
 dynamic range assignment (VHDL)
 [210\(HDLRef\)](#)

E

ECC for Ultra RAMs [959\(UG\)](#)
 ECC RAM [957\(UG\)](#)
 edf file. See edif file
 EDIF
 structural, for Xilinx IP cores [875\(Ref\)](#)
 edif file
 bus name styles [251\(AttrRef\)](#)
 character case [239\(AttrRef\)](#)
 port name length [235\(AttrRef\)](#)
 scalar and array ports [421\(AttrRef\)](#)
 syn_noarrayports attribute [421\(AttrRef\)](#)
 EDIF files
 reoptimizing [938\(Ref\)](#)
 edif files
 Intel naming requirements [621\(Ref\)](#)
 Edit Attributes command [620\(CmdRef\)](#)
 Edit Compile Point Constraints
 command [621\(CmdRef\)](#)
 Edit menu [396\(CmdRef\)](#), [13\(DebugRef\)](#)
 Advanced submenu [397\(CmdRef\)](#)
 Edit Module Constraints command
 [621\(CmdRef\)](#)
 Edit Regions command [633\(CmdRef\)](#)
 Edit Run Configuration command
 [435\(CmdRef\)](#)
 Editing window [82\(UG\)](#)
 editor
 compiler directives [70\(UG\)](#)
 Editor Options command [546\(CmdRef\)](#)
 editor view
 context help [78\(UG\)](#), [67\(Ref\)](#)
 EDK
 specifying cores as white boxes [783\(UG\)](#)
 EDN core [768\(UG\)](#)
 else/elsif clauses
 VHDL 2008 [346\(HDLRef\)](#)
 emacs text editor [87\(UG\)](#)
 enable
 in std_logic_vector (3 downto 0)
 [675\(AttrRef\)](#)
 enable prepacking [911\(Ref\)](#)
 Enable Slack Margin [527\(CmdRef\)](#)

- enable_io_map.txt file [529\(Ref\)](#)
- encoding
 - enumeration, default (VHDL) [453\(CmdRef\)](#), [258\(HDLRef\)](#)
 - state machine
 - displaying [590\(CmdRef\)](#)
 - FSM Compiler [593\(UG\)](#)
 - FSM Explorer [597\(UG\)](#), [96\(Ref\)](#)
 - guidelines
 - Verilog** [96\(HDLRef\)](#)
- encoding styles
 - and crossprobing [460\(UG\)](#)
 - default VHDL [146\(UG\)](#)
 - FSM Compiler [594\(UG\)](#)
- encrypted IP objects (Physical Analyst)
 - identifying cells [1088\(UG\)](#)
- encrypting source files [31\(DebugRef\)](#)
- encryption
 - asymmetric [661\(UG\)](#)
 - methodologies [659\(UG\)](#)
 - symmetric [661\(UG\)](#)
 - synenc [679\(UG\)](#)
- encryption algorithms [661\(UG\)](#)
- encryption command [37\(DebugRef\)](#)
- encryptip output constraints [678\(UG\)](#)
- encryptip output method
 - effect on output netlists [678\(UG\)](#)
- encryptIP script [675\(UG\)](#)
 - command-line arguments [68\(CmdRef\)](#)
 - encrypting IP [675\(UG\)](#)
 - output methods [676\(UG\)](#)
 - syntax [68\(CmdRef\)](#)
- encryptP1735 script [71\(CmdRef\)](#)
 - command-line arguments [71\(CmdRef\)](#)
 - public keys repository file [72\(CmdRef\)](#)
 - syntax [71\(CmdRef\)](#)
 - use models [74\(CmdRef\)](#)
- encryptP1735.pl script [670\(UG\)](#)
- enhanced display mode [661\(CmdRef\)](#)
- Enhanced Instance Display dialog box [661\(CmdRef\)](#)
- entity tristate2 is port (input3, input2, input1, input0
 - in std_logic_vector (7 downto 0) [675\(AttrRef\)](#)
- enumerated types
 - syn_enum_encoding directive [265\(AttrRef\)](#)
 - enumerated types (SystemVerilog) [126\(HDLRef\)](#)
 - enumerated types (VHDL) [278\(HDLRef\)](#)
 - enumeration encoding, default (VHDL) [453\(CmdRef\)](#), [258\(HDLRef\)](#)
 - environment variables
 - accessing, get_env Tcl command [87\(CmdRef\)](#)
 - SYN_TCL_HOOKS [806\(UG\)](#)
 - error codes [787\(UG\)](#)
 - error correction code. *See* ECC [957\(UG\)](#)
 - error messages
 - gated clock report [855\(UG\)](#)
 - error mitigation. *See* high reliability
 - errors
 - black boxing [332\(UG\)](#)
 - continuing [137\(UG\)](#), [330\(UG\)](#)
 - definition [81\(UG\)](#)
 - filtering [317\(UG\)](#)
 - sorting [317\(UG\)](#)
 - source files [80\(UG\)](#)
 - Verilog [80\(UG\)](#)
 - VHDL [80\(UG\)](#)
 - essential signal database [37\(DebugUG\)](#)
 - est file [194\(Ref\)](#), [638\(CmdRef\)](#)
 - Estimate All Regions command [639\(CmdRef\)](#)
 - Estimate Area command [492\(CmdRef\)](#), [638\(CmdRef\)](#)
 - Estimate Regions command [639\(CmdRef\)](#)
 - estimation
 - area [638\(CmdRef\)](#), [639\(CmdRef\)](#)
 - estimation (setting in Design Planner)
 - area
 - warning settings [641\(CmdRef\)](#)
 - estimation file, area (.est) [194\(Ref\)](#), [638\(CmdRef\)](#)
 - estimation log file (_est.srr) [194\(Ref\)](#)
 - events mode
 - complex counter [51\(DebugRef\)](#)
 - events, defining outside process (VHDL) [262\(HDLRef\)](#)
 - Example

- ECC of RAM [985\(UG\)](#)
 - fault-tolerant FSMs [986\(UG\)](#)
 - Local TMR [983\(UG\)](#)
 - RAMs [984\(UG\)](#)
 - Example 1
 - Error Monitoring with DWC [962\(UG\)](#)
 - Example 2
 - Error Monitoring with DTMR [962\(UG\)](#)
 - Example 3
 - Error Monitoring with ECC/TMR RAM [963\(UG\)](#), [965\(UG\)](#)
 - Example 4
 - Error Monitoring with Safe Case FSM [967\(UG\)](#)
 - Example 5
 - Error Monitoring with Hamming 3 FSM [969\(UG\)](#)
 - examples
 - Demos & Examples [69\(Ref\)](#)
 - Interactive Attribute Examples [70\(Ref\)](#)
 - Tcl find command syntax [217\(CmdRef\)](#)
 - examples delivered with synthesis tool,
 - directory [29\(UG\)](#)
 - Exit command [391\(CmdRef\)](#)
 - exit command [38\(DebugRef\)](#)
 - exit statement [233\(HDLRef\)](#)
 - expand
 - batch mode [245\(UG\)](#)
 - Expand command
 - connection logic [469\(UG\)](#)
 - connections in Physical Analyst [1103\(UG\)](#)
 - current level [538\(CmdRef\)](#)
 - hierarchical [537\(CmdRef\)](#)
 - pin and net logic [403\(UG\)](#), [466\(UG\)](#)
 - using [466\(UG\)](#)
 - expand command
 - different from Tcl search [449\(UG\)](#)
 - Expand command (Physical Analyst) [1098\(UG\)](#)
 - expand command (Tcl). *See* Tcl expand command
 - Expand Complex Ports [246\(HDLRef\)](#)
 - Expand Inwards command [537\(CmdRef\)](#)
 - using [403\(UG\)](#), [466\(UG\)](#)
 - Expand Path Backward command [519\(UG\)](#)
 - Expand Path Forward command [517\(UG\)](#)
 - Expand Paths command
 - current level [538\(CmdRef\)](#)
 - different from Isolate Paths [469\(UG\)](#)
 - hierarchical [537\(CmdRef\)](#)
 - expand pin view (Design Planner) [1017\(UG\)](#)
 - Expand to Register/Port command
 - current level [538\(CmdRef\)](#)
 - hierarchical [537\(CmdRef\)](#)
 - using [466\(UG\)](#)
 - Expand to Register/Port command (Physical Analyst) [1098\(UG\)](#)
 - expand_complex_ports [158\(CmdRef\)](#)
 - Expanded Pin View command [634\(CmdRef\)](#)
 - expanding
 - connections [469\(UG\)](#)
 - connections (Physical Analyst) [1103\(UG\)](#)
 - paths between schematic objects [537\(CmdRef\)](#)
 - pin and net logic [403\(UG\)](#), [466\(UG\)](#)
 - pin and net logic (Physical Analyst) [1098\(UG\)](#)
 - Explorer, FSM
 - enabling [96\(Ref\)](#)
 - overview [597\(UG\)](#)
 - exponential operator [27\(HDLRef\)](#)
 - export project Tcl command [81\(CmdRef\)](#)
 - extra initialization state, creating (VHDL) [279\(HDLRef\)](#)
 - Extract Parameters [463\(CmdRef\)](#)
- ## F
- factorials
 - calculating [53\(HDLRef\)](#)
 - failures, timing (definition) [143\(Ref\)](#)
 - false paths
 - architectural [320\(CmdRef\)](#)
 - clocks as from/to points [329\(CmdRef\)](#)
 - code-introduced [320\(CmdRef\)](#)
 - defined [320\(CmdRef\)](#)
 - defining between clocks (Legacy) [274\(UG\)](#)

- I/O paths [236\(UG\)](#)
- impact of clock group assignments [236\(UG\)](#)
- impact of clock group assignments (Legacy) [274\(UG\)](#)
- ports [236\(UG\)](#)
- ports (Legacy) [274\(UG\)](#)
- POS [326\(CmdRef\)](#)
- registers [236\(UG\)](#)
- registers (Legacy) [274\(UG\)](#)
- setting constraints [236\(UG\)](#)
- setting constraints (Legacy) [274\(UG\)](#)
- fanin (Lattice) [701\(Ref\)](#)
- fanout
 - Microsemi [794\(Ref\)](#)
 - replicating instances (Design Planner) [1037\(UG\)](#)
- Fanout Guide option (Xilinx) [906\(Ref\)](#)
- fanout limits
 - overriding default [389\(AttrRef\)](#)
 - syn_maxfan attribute [389\(AttrRef\)](#)
- fanouts
 - buffering vs replication [587\(UG\)](#)
 - hard limits [586\(UG\)](#)
 - soft global limit [585\(UG\)](#)
 - soft module-level limit [586\(UG\)](#)
 - using syn_keep for replication [580\(UG\)](#)
 - using syn_maxfan [585\(UG\)](#)
- fanouts (Intel) [577\(Ref\)](#)
- fanouts (Lattice) [697\(Ref\)](#)
- fanouts (Xilinx) [905\(Ref\)](#)
- fast signal database [121\(DebugUG\)](#)
- fast synthesis
 - compile points [651\(UG\)](#)
 - using [604\(UG\)](#), [609\(UG\)](#)
- fast turnaround
 - prototypes [1205\(UG\)](#)
- Fault Injection [977\(UG\)](#)
- fault injection [971\(UG\)](#)
 - Fault clock [972\(UG\)](#)
 - Fault node [972\(UG\)](#)
- fault tolerance. *See* high reliability
- FDC
 - create_clock constraint [335\(CmdRef\)](#)
 - create_generated_clock [337\(CmdRef\)](#)
 - reset_path [341\(CmdRef\)](#)
 - set_clock_groups [345\(CmdRef\)](#)
 - set_clock_latency [352\(CmdRef\)](#)
 - set_clock_route_delay [354\(CmdRef\)](#)
 - set_clock_uncertainty [355\(CmdRef\)](#)
 - set_datapathonly_delay [357\(CmdRef\)](#)
 - set_false_path [360\(CmdRef\)](#)
 - set_input_delay [363\(CmdRef\)](#)
 - set_max_delay [366\(CmdRef\)](#)
 - set_multicycle_path [374\(CmdRef\)](#)
 - set_output_delay [378\(CmdRef\)](#)
 - set_reg_input_delay [381\(CmdRef\)](#)
 - set_reg_output_delay [382\(CmdRef\)](#)
 - standard collection commands [274\(CmdRef\)](#)
- fdc
 - constraint priority [150\(Ref\)](#)
 - precedence over sdc [150\(Ref\)](#)
- fdc constraints [152\(Ref\)](#)
 - generation process [150\(Ref\)](#)
- fdc file
 - relationship with other constraint files [147\(Ref\)](#)
- feature comparison
 - FPGA tools [25\(Ref\)](#)
- Ferrite BRAM Support [846\(Ref\)](#)
- FIFO compiler
 - SYNCore [310\(Ref\)](#)
- FIFO flags
 - empty/almost empty [332\(Ref\)](#)
 - full/almost full [331\(Ref\)](#)
 - handshaking [332\(Ref\)](#)
 - programmable [334\(Ref\)](#)
 - programmable empty [337\(Ref\)](#)
 - programmable full [335\(Ref\)](#)
- FIFOs
 - compiling with SYNCore [311\(Ref\)](#)
- file format options
 - project command (Intel) [596\(Ref\)](#)
- File menu
 - Recent Projects submenu [391\(CmdRef\)](#)
- File Options command [600\(CmdRef\)](#)
- file system conventions [12\(DebugRef\)](#)
- files
 - _est.srr [194\(Ref\)](#)
 - .adc [184\(Ref\)](#)
 - .areasrr [193\(Ref\)](#)
 - .cdc [184\(Ref\)](#)
 - .edf. *See* edif file

.est 194(Ref), 638(CmdRef)
 .fdc 184(Ref)
 .fse 194(Ref)
 .info 194(Ref)
 .ini 185(Ref)
 .lpf 633(Ref), 634(Ref)
 .nrf 185(Ref)
 .opt 185(Ref), 195(Ref)
 .prf file 320(UG)
 .prj 31(UG), 185(Ref)
 .sar 197(Ref)
 .sdc 185(Ref)
 .sfp 186(Ref)
 .srm 197(Ref), 199(Ref)
 .srp 197(Ref), 536(CmdRef)
 .srr 201(Ref)
 watching selected information 56(Ref)
 .srs 197(Ref)
 .ta 199(Ref)
 .ta *See also* timing report file
 525(CmdRef)
 .tcl for Xilinx xtlsh 186(Ref), 199(Ref)
 .v 186(Ref), 187(Ref)
 .vhd 187(Ref)
 .vhm 200(Ref)
 .vm 200(Ref)
 .xnf (Xilinx). *See* xnf file (Xilinx)
 adding to project
 25(CmdRef), 420(CmdRef)
 altpll component declarations 599(Ref)
 area estimation (.est)
 194(Ref), 638(CmdRef)
 compiler output (.srs) 197(Ref)
 constraint 45(CmdRef)
 constraint (.adc) 184(Ref)
 constraint (.sdc) 185(Ref)
 copying 592(CmdRef), 593(CmdRef)
 creating 79(Ref)
 customized timing report (.ta) 199(Ref)
 dependent list 176(UG)
 design component info (.info) 194(Ref)
 design plan (.sfp) 186(Ref)
 design plan view (.srp)
 197(Ref), 536(CmdRef)
 encrypting source 31(DebugRef)
 estimation log (_est.srr) 194(Ref)
 filtered messages 321(UG)
 fsm.info 595(UG)
 idc 26(DebugUG)
 IICE core 44(DebugUG)
 include 26(CmdRef)
 initialization (.ini) 185(Ref)
 last_run.adb 111(DebugUG)
 log 299(UG)
 log (.srr) 201(Ref)
 watching selected information 56(Ref)
 log. *See* log file
 mapper output (.srm) 197(Ref), 199(Ref)
 message filter (prf) 320(UG)
 Netlist Restructure (.nrf) 185(Ref)
 opening recent project 391(CmdRef)
 organization into folders 553(CmdRef)
 output
 See output files
 partitioned RTL view (.srp)
 197(Ref), 536(CmdRef)
 physical synthesis netlist (.srr)
 536(CmdRef)
 project 121(CmdRef), 49(DebugUG)
 project (.prj) 31(UG), 185(Ref)
 removing from project 417(CmdRef)
 replacing in project 423(CmdRef)
 rom.info 436(UG)
 RTL view (.srs) 197(Ref)
 searching 195(UG), 62(DebugRef)
 srr 201(Ref)
 watching selected information 56(Ref)
 stand-alone timing report (.ta)
 512(CmdRef)
 state machine encoding (.fse) 194(Ref)
 statemachine.info 478(UG)
 syn_trigger_utils.tcl 75(DebugRef)
 synhooks.tcl 806(UG)
 Synopsys archive file (.sar) 197(Ref)
 synthesis output 193(Ref)
 Tcl 793(UG)
 See also Tcl commands
 Tcl batch script 787(UG)
 Technology view (.srm) 197(Ref), 199(Ref)
 timing report. *See also* timing report file
 525(CmdRef)
 Verdi fast signal database 89(DebugRef)
 Verilog (.v) 186(Ref), 187(Ref)
 Verilog Change Dump 94(DebugRef)
 VHDL (.vhd) 187(Ref)
 writing design 90(DebugRef)
 Xilinx (.opt) 185(Ref), 195(Ref)
 files for synthesis 184(Ref)
 Filter Schematic command 539(CmdRef)
 popup menu 585(CmdRef)

Filter Schematic command, using
[401\(UG\)](#), [464\(UG\)](#)

Filter Schematic icon, using
[401\(UG\)](#), [464\(UG\)](#)

filtered schematic
 compared with unfiltered [107\(Ref\)](#)

filtering [401\(UG\)](#), [464\(UG\)](#), [135\(Ref\)](#)
 advantages over flattening
 [401\(UG\)](#), [464\(UG\)](#)

 commands [135\(Ref\)](#)

 compared with flattening [139\(Ref\)](#)

 critical paths [542\(CmdRef\)](#)

 FSM states and transitions
 [107\(Ref\)](#), [412\(CmdRef\)](#)

 paths from pins or ports

[143\(Ref\)](#), [543\(CmdRef\)](#)

 selected objects [539\(CmdRef\)](#)

 timing reports [524\(CmdRef\)](#)

 using to restrict search [443\(UG\)](#)

filtering (Physical Analyst) [1097\(UG\)](#)

filtering critical paths [142\(Ref\)](#)

filtering design objects

 Physical Analyst [673\(CmdRef\)](#)

Find again command [397\(CmdRef\)](#)

Find command

[443\(UG\)](#)

 browsing with [442\(UG\)](#)

 HDL Analyst [401\(CmdRef\)](#)

 hierarchical search [444\(UG\)](#)

 long names [442\(UG\)](#)

 message viewer [317\(UG\)](#)

 Physical Analyst view
 [1081\(UG\)](#), [658\(CmdRef\)](#)

 reading long names [445\(UG\)](#)

 search scope, effect of [446\(UG\)](#)

 search scope, setting [444\(UG\)](#)

 searching the mapped database [445\(UG\)](#)

 searching the output netlist [451\(UG\)](#)

 setting limit for results [445\(UG\)](#)

 Text Editor [396\(CmdRef\)](#)

 using in RTL and Technology views
 [443\(UG\)](#)

 using wildcards [387\(UG\)](#), [446\(UG\)](#)

 wildcard examples [448\(UG\)](#)

find command

 batch mode [103\(CmdRef\)](#)

 different from Tcl search [449\(UG\)](#)

 filter properties [222\(CmdRef\)](#)

 hierarchy [449\(UG\)](#)

 nuances and differences [450\(UG\)](#)

Find command (Physical Analyst)

[671\(CmdRef\)](#)

 using Filter Search option [1084\(UG\)](#)

 using wildcards [1083\(UG\)](#)

find command (Tcl)

 See Tcl find command

Find Object dialog box

 filtering design objects [673\(CmdRef\)](#)

Find Object dialog box (Physical Analyst)

[671\(CmdRef\)](#)

find option [41\(DebugRef\)](#)

finding

 critical paths [142\(Ref\)](#), [542\(CmdRef\)](#)

 information on synthesis tool [33\(Ref\)](#)

 GUI [32\(Ref\)](#)

finding objects

 Physical Analyst view [1081\(UG\)](#)

finding objects (Physical Analyst)

[671\(CmdRef\)](#)

finite state machines

 See state machines

fix gated clocks

 syn_gatedclk_clock_en directive
 [297\(AttrRef\)](#)

Fix Gated Clocks option. See gated
 clocks

Flatten Current Schematic command

[138\(Ref\)](#)

 filtered schematic [540\(CmdRef\)](#)

 transparent instances [471\(UG\)](#)

 unfiltered schematic [539\(CmdRef\)](#)

 using [471\(UG\)](#)

Flatten Schematic command [138\(Ref\)](#)

 using [471\(UG\)](#)

Flattened Critical Path command

[537\(CmdRef\)](#)

flattened schematic, creating [536\(CmdRef\)](#)

Flattened to Gates View command

[536\(CmdRef\)](#)

Flattened View command [536\(CmdRef\)](#)

flattening [413\(UG\)](#), [471\(UG\)](#)

 See also dissolving

 commands [137\(Ref\)](#)

 compared to filtering [401\(UG\)](#), [464\(UG\)](#)

 compared with filtering [139\(Ref\)](#)

- dissolving instances [413\(UG\)](#), [473\(UG\)](#)
- instances [543\(CmdRef\)](#)
- schematics [539\(CmdRef\)](#)
- selected instances [138\(Ref\)](#)
- transparent instances [471\(UG\)](#)
- using `syn_hier` [583\(UG\)](#)
- using `syn_netlist_hierarchy` [583\(UG\)](#)
- flip-flops
 - Verilog [87\(HDLRef\)](#)
- flip-flops (VHDL) [259\(HDLRef\)](#)
- Float command
 - Watch window popup menu [57\(Ref\)](#)
- floating
 - toolbar [78\(Ref\)](#)
- Floating License Usage command
 - [580\(CmdRef\)](#)
- floating toolbar popup menu [78\(Ref\)](#)
- Floorplan Editor
 - selecting objects [664\(CmdRef\)](#)
- floorplan file. *See* `sfp` file, design plan file
- floorplan objects [660\(CmdRef\)](#)
- floorplan. *See* Design Planner
- Floorplanned View command [536\(CmdRef\)](#)
- folded hierarchy [35\(DebugUG\)](#)
- folded signals [108\(DebugUG\)](#)
- folded watchpoints [101\(DebugUG\)](#)
- folders
 - adding to project [30\(CmdRef\)](#)
- folders for project files [553\(CmdRef\)](#)
- `force_async_genclk_conv`
 - example [897\(UG\)](#)
- `foreach_in_collection` command
 - [278\(CmdRef\)](#)
- forgotten assignment to next state,
 - detecting (VHDL) [280\(HDLRef\)](#)
- for-loop statement [232\(HDLRef\)](#)
- forward annotation
 - frequency constraints [514\(Ref\)](#)
 - frequency constraints in Xilinx [869\(Ref\)](#)
 - initial values [299\(Ref\)](#)
- Forward Annotation of Initial Values
 - Verilog [299\(Ref\)](#)
- Forward command [411\(CmdRef\)](#)
- forward-annotation
 - compile point constraints [634\(UG\)](#)
 - compile point constraints (Cyclone, Arria) [618\(Ref\)](#)
 - constraints [633\(Ref\)](#)
 - Intel RAM init values [299\(Ref\)](#)
 - ispLEVER [632\(Ref\)](#)
 - Lattice constraints [632\(Ref\)](#)
 - Microsemi [810\(Ref\)](#)
 - RLOC [795\(AttrRef\)](#)
 - RLOC_ORIGIN [795\(AttrRef\)](#)
 - `syn_forward_io_constraints` attribute [287\(AttrRef\)](#)
 - `xc_props` attribute [789\(AttrRef\)](#)
 - Xilinx core files [770\(UG\)](#)
- foundation library [681\(UG\)](#)
- FPGA Design Constraints Editor
 - using TCL View [226\(UG\)](#)
- FPGA Implementation Tools command
 - [579\(CmdRef\)](#)
- FPGA synthesis tools, environment for Identify [11\(DebugUG\)](#)
- FPGA timing constraints [334\(CmdRef\)](#)
- FPGAs
 - partitioning [1196\(UG\)](#)
- frequency
 - clocks (Legacy) [266\(UG\)](#)
 - cross-clock paths [213\(Ref\)](#)
 - defining for non-clock signals (Legacy) [267\(UG\)](#)
 - internal clocks (Legacy) [267\(UG\)](#)
 - setting global [137\(UG\)](#)
- Frequency (Mhz) option, Project view [95\(Ref\)](#)
- from constraints [232\(UG\)](#)
- from points
 - clocks [328\(CmdRef\)](#)
 - multiple [323\(CmdRef\)](#)
 - object search order (Timing Analyzer) [528\(CmdRef\)](#)
 - objects [322\(CmdRef\)](#)
 - timing analyzer [528\(CmdRef\)](#)
- fse file [194\(Ref\)](#)
- FSM coding style
 - Verilog [96\(HDLRef\)](#)
 - VHDL [276\(HDLRef\)](#)
- FSM Compiler
 - advantages [592\(UG\)](#)
 - enabling [594\(UG\)](#)

FSM Compiler option, Project view [96\(Ref\)](#)

FSM Compiler, enabling and disabling globally
with GUI [96\(Ref\)](#), [723\(Ref\)](#)

FSM default state assignment (Verilog) [97\(HDLRef\)](#)

FSM encoding
user-defined [535\(UG\)](#)
using `syn_enum_encoding` [535\(UG\)](#)

FSM encoding file (.fse) [194\(Ref\)](#)

FSM Error Correction Using Hamming Distance 3 [987\(UG\)](#)

FSM Explorer [592\(UG\)](#)
enabling [96\(Ref\)](#)
overview [597\(UG\)](#)
running [598\(UG\)](#)
when to use [592\(UG\)](#)

FSM Explorer command [492\(CmdRef\)](#)

FSM Explorer option, Project view [96\(Ref\)](#)

FSM Table command [412\(CmdRef\)](#)

FSM toolbar [82\(Ref\)](#), [83\(Ref\)](#), [30\(DebugRef\)](#)

FSM view
crossprobing from source file [456\(UG\)](#)

FSM Viewer [476\(UG\)](#), [105\(Ref\)](#)
crossprobing [460\(UG\)](#)
popup menu [588\(CmdRef\)](#)

fsm.info file [595\(UG\)](#)

FSMs
See also FSM Compiler, FSM Explorer
attributes and directives [533\(UG\)](#)
defining in Verilog [531\(UG\)](#)
defining in VHDL [532\(UG\)](#)
definition [531\(UG\)](#)
double-bit errors [950\(UG\)](#)
Hamming3 [950\(UG\)](#)
optimizing with FSM Compiler [592\(UG\)](#), [173\(CmdRef\)](#)
properties [478\(UG\)](#)
safe. *See* safe FSMs
single-bit errors [950\(UG\)](#)
state encodings [477\(UG\)](#)
`syn_encoding` attribute [255\(AttrRef\)](#)
transition diagram [476\(UG\)](#)
viewing [476\(UG\)](#)

FSMs (finite state machines)
See state machines

Full View command [410\(CmdRef\)](#)

`full_case` directive [77\(AttrRef\)](#)

functions
Verilog constant math [51\(HDLRef\)](#)
Verilog signed [51\(HDLRef\)](#)
Verilog unsigned [51\(HDLRef\)](#)
VHDL 2008 predefined [337\(HDLRef\)](#)

functions, selected name support (VHDL) [242\(HDLRef\)](#)

G

gate primitives, Verilog [17\(HDLRef\)](#)

gated clock conversion
forcing conversion with asynchronous set/reset [894\(UG\)](#)

gated clocks
attributes for black boxes [884\(UG\)](#)
conversion example [843\(UG\)](#)
conversion requirements [843\(UG\)](#)
defining (Legacy) [272\(UG\)](#)
error messages [855\(UG\)](#)
examples [841\(UG\)](#)
procedure for fixing [850\(UG\)](#)
restrictions [889\(UG\)](#)
`syn_force_seq_prim` directive [283\(AttrRef\)](#)

gated clocks (Lattice iCE60/iCE40) [724\(Ref\)](#)

gated clocks (Xilinx) [908\(Ref\)](#)

gated-clock conversion
[473\(CmdRef\)](#), [474\(CmdRef\)](#)
excluding elements [864\(UG\)](#)

gate-level TMR [905\(UG\)](#)

Gate-Level TMR Examples [912\(UG\)](#)

GCC & Prototyping Tools panel [474\(CmdRef\)](#)

generate statement
VHDL [314\(HDLRef\)](#)

`generate_instance_constraints` Tcl command [84\(CmdRef\)](#)

generated clocks (Intel) [908\(Ref\)](#)

generated clocks (Lattice) [725\(Ref\)](#)

Generated Clocks panel
using SCOPE [220\(UG\)](#)

Generated Clocks panel, SCOPE [293\(CmdRef\)](#)

- generated-clock conversion [893\(UG\)](#)
 - generated-clock optimization [473\(CmdRef\)](#), [474\(CmdRef\)](#)
 - generating [541\(UG\)](#)
 - generic technology library [190\(Ref\)](#)
 - generics
 - extracting from VHDL source code [147\(UG\)](#)
 - passing boolean [94\(UG\)](#)
 - passing integer [95\(UG\)](#)
 - VHDL 2008 packages [342\(HDLRef\)](#)
 - get_env Tcl command [87\(CmdRef\)](#)
 - get_object_name command [280\(CmdRef\)](#)
 - get_option Tcl command [87\(CmdRef\)](#)
 - get_prop
 - design get_prop [60\(CmdRef\)](#)
 - get_prop TCL command [239\(CmdRef\)](#)
 - global attributes summary [21\(AttrRef\)](#)
 - global buffer promotion
 - iCE40 [694\(Ref\)](#)
 - global buffers [771\(AttrRef\)](#)
 - defining [307\(AttrRef\)](#)
 - xc_global_buffers attribute [771\(AttrRef\)](#)
 - global comments
 - initializing Xilinx RAM [880\(Ref\)](#)
 - global optimization options [135\(UG\)](#)
 - global sets/resets
 - Xilinx designs [872\(Ref\)](#)
 - Go to Location command [1085\(UG\)](#)
 - adding markers [1087\(UG\)](#)
 - Go to SolvNet command [579\(CmdRef\)](#)
 - Goto command [397\(CmdRef\)](#)
 - Goto Net Driver command
 - current level [538\(CmdRef\)](#)
 - hierarchical [538\(CmdRef\)](#)
 - graphical user interface (GUI), overview [35\(Ref\)](#), [7\(DebugRef\)](#)
 - grey box
 - netlist file [709\(UG\)](#)
 - grey box flow
 - MegaCore with greybox netlist [709\(UG\)](#)
 - grey boxes
 - using [599\(Ref\)](#)
 - greybox flow
 - MegaCore with IP package [713\(UG\)](#)
 - NIOS II cores [717\(UG\)](#)
 - SOPC cores [717\(UG\)](#)
 - GSR resource (Lattice) [697\(Ref\)](#)
 - GSR resources [738\(Ref\)](#)
 - GSR, Xilinx [871\(Ref\)](#)
 - GTECH library. *See* generic technology library
 - gtech.v library [190\(Ref\)](#)
 - GUI
 - clearing [26\(DebugRef\)](#)
 - gui
 - synthesis software [28\(Ref\)](#)
 - GUI (graphical user interface), overview [35\(Ref\)](#), [7\(DebugRef\)](#)
- ## H
- Hamming 3 Encoding
 - double-bit errors [950\(UG\)](#)
 - recovery [950\(UG\)](#)
 - Hamming Distance 3 [950\(UG\)](#)
 - haps command [38\(DebugRef\)](#)
 - HAPS technology selection [132\(UG\)](#)
 - HardCopy
 - companion parts [576\(Ref\)](#)
 - HDL Analyst
 - See also* RTL view, Technology view
 - critical paths [485\(UG\)](#)
 - crossprobing [388\(UG\)](#), [454\(UG\)](#)
 - filtering schematics [401\(UG\)](#), [464\(UG\)](#)
 - Find command [401\(CmdRef\)](#)
 - Push/Pop mode [436\(UG\)](#), [439\(UG\)](#)
 - traversing hierarchy with mouse strokes [434\(UG\)](#)
 - traversing hierarchy with Push/Pop mode [373\(UG\)](#), [436\(UG\)](#)
 - using [396\(UG\)](#), [461\(UG\)](#)
 - Visual Properties [411\(CmdRef\)](#)
 - HDL Analyst menu
 - [535\(CmdRef\)](#), [663\(CmdRef\)](#)
 - Current Level submenu [538\(CmdRef\)](#)
 - Hierarchical submenu [537\(CmdRef\)](#)
 - Physical Analyst submenu [663\(CmdRef\)](#)
 - RTL submenu [536\(CmdRef\)](#)
 - Select All Schematic submenu [545\(CmdRef\)](#)

- Select All Sheet submenu [545\(CmdRef\)](#)
- Technology submenu [536\(CmdRef\)](#)
- HDL Analyst Options command [547\(CmdRef\)](#)
- HDL Analyst tool [99\(Ref\)](#)
 - accessing commands [108\(Ref\)](#)
 - analyzing critical paths [141\(Ref\)](#)
 - Clock Tree [104\(Ref\)](#)
 - crossprobing [120\(Ref\)](#)
 - deselecting objects [360\(UG\)](#), [427\(UG\)](#)
 - displaying timing information [542\(CmdRef\)](#)
 - filtering designs [135\(Ref\)](#)
 - finding objects [118\(Ref\)](#)
 - hierarchical instances. *See* hierarchical instances
 - object information [110\(Ref\)](#)
 - preferences [124\(Ref\)](#)
 - push/pop mode [127\(Ref\)](#)
 - ROM table viewer [304\(Ref\)](#)
 - schematic sheet size [124\(Ref\)](#)
 - schematics, filtering [135\(Ref\)](#)
 - schematics, multiple-sheet [124\(Ref\)](#)
 - selecting/deselecting objects [359\(UG\)](#), [427\(UG\)](#)
 - status bar information [110\(Ref\)](#)
 - Synplify license [99\(Ref\)](#)
 - title bar information [124\(Ref\)](#)
- HDL Analyst toolbar
 - See* Analyst toolbar
- HDL Analyst views [100\(Ref\)](#)
 - highlighting collections [253\(UG\)](#)
 - See also* RTL view, Technology view
- HDL files
 - searching [62\(DebugRef\)](#)
- HDL files, creating [79\(Ref\)](#)
- HDL parameter overrides [89\(CmdRef\)](#)
- HDL views, annotating timing information [483\(UG\)](#)
- hdl_define Tcl command [88\(CmdRef\)](#)
- hdl_param Tcl command [89\(CmdRef\)](#)
- header, timing report [208\(Ref\)](#)
- help
 - online
 - accessing [32\(Ref\)](#)
- Help command [580\(CmdRef\)](#), [59\(DebugRef\)](#)
- help command [38\(DebugRef\)](#)
- Help menu [580\(CmdRef\)](#), [59\(DebugRef\)](#)
- Hide command
 - floating toolbar popup menu [78\(Ref\)](#)
 - Log Watch window popup menu [57\(Ref\)](#)
 - Tcl Window popup menu [60\(Ref\)](#)
 - View menu, Rats Nest submenu [634\(CmdRef\)](#)
- Hiding Unconnected Ports [123\(Ref\)](#)
- hierarchical area report [217\(Ref\)](#)
 - .areasrr file [217\(Ref\)](#)
- Hierarchical Critical Path command [536\(CmdRef\)](#)
- hierarchical design
 - expanding logic from nets [467\(UG\)](#)
 - expanding logic from pins [403\(UG\)](#), [466\(UG\)](#)
- hierarchical design, creating
 - Verilog [102\(HDLRef\)](#)
 - VHDL [282\(HDLRef\)](#)
- hierarchical designs
 - using include files [104\(HDLRef\)](#)
- hierarchical instances [113\(Ref\)](#)
 - compared with primitive [112\(Ref\)](#)
 - display in HDL Analyst [113\(Ref\)](#)
 - dissolving [413\(UG\)](#), [473\(UG\)](#)
 - multiple sheets for internal logic [463\(UG\)](#)
 - opaque [113\(Ref\)](#)
 - pin name display [465\(UG\)](#)
 - transparent [113\(Ref\)](#)
 - viewing internal logic [399\(UG\)](#), [463\(UG\)](#)
- hierarchical objects
 - pushing into with mouse stroke [373\(UG\)](#), [435\(UG\)](#)
 - traversing with Push/Pop mode [373\(UG\)](#), [436\(UG\)](#)
- hierarchical project management and compile points [54\(UG\)](#)
- hierarchical project management flows
 - bottom-up development flow [56\(UG\)](#)
 - bottom-up synthesis flow [59\(UG\)](#)
 - mixed block synthesis flow [63\(UG\)](#)
 - top-down development flow [57\(UG\)](#)
 - top-down synthesis flow [61\(UG\)](#)
- hierarchical project management views [40\(Ref\)](#)
- hierarchical projects [54\(UG\)](#)
 - analyzing [193\(UG\)](#)

- configuring for synthesis [189\(UG\)](#)
 - instance-based synthesis [163\(UG\)](#)
 - multiple implementations [178\(UG\)](#)
 - synthesis options [189\(UG\)](#)
 - hierarchical schematic sheet, definition [124\(Ref\)](#)
 - hierarchical search [443\(UG\)](#)
 - Hierarchical View command [536\(CmdRef\)](#)
 - hierarchy
 - flattening [413\(UG\)](#), [471\(UG\)](#), [539\(CmdRef\)](#)
 - compared with filtering [139\(Ref\)](#)
 - flattening with syn_hier [315\(AttrRef\)](#)
 - folded [35\(DebugUG\)](#)
 - preserving for Xilinx Place and Route [805\(AttrRef\)](#)
 - pushing and popping [127\(Ref\)](#)
 - schematic sheets [124\(Ref\)](#)
 - traversing [369\(UG\)](#), [433\(UG\)](#)
 - Verilog [102\(HDLRef\)](#)
 - hierarchy (VHDL) [282\(HDLRef\)](#)
 - Hierarchy Browser [377\(UG\)](#), [131\(Ref\)](#)
 - changing size in view [100\(Ref\)](#)
 - Clock Tree [104\(Ref\)](#)
 - commands [619\(CmdRef\)](#)
 - finding schematic objects [118\(Ref\)](#)
 - moving between objects [104\(Ref\)](#)
 - popup menu [619\(CmdRef\)](#)
 - refreshing [619\(CmdRef\)](#)
 - RTL view [100\(Ref\)](#)
 - symbols (legend) [105\(Ref\)](#)
 - Technology view [102\(Ref\)](#)
 - trees of objects [104\(Ref\)](#)
 - hierarchy browser
 - clock trees [485\(UG\)](#)
 - controlling display [430\(UG\)](#)
 - crossprobing from [388\(UG\)](#), [454\(UG\)](#)
 - defined [369\(UG\)](#), [433\(UG\)](#)
 - enabling/disabling display [569\(CmdRef\)](#)
 - finding objects [377\(UG\)](#), [441\(UG\)](#)
 - popup menu [8\(DebugRef\)](#)
 - traversing hierarchy [433\(UG\)](#)
 - hierarchy command [39\(DebugRef\)](#)
 - hierarchy management (custom folders) [123\(UG\)](#)
 - hierarchy separator [383\(CmdRef\)](#), [14\(DebugRef\)](#)
 - high reliability
 - distributed TMR [905\(UG\)](#)
 - ECC RAM [957\(UG\)](#), [986\(UG\)](#)
 - FSMs with Hamming3 [950\(UG\)](#)
 - local TMR [956\(UG\)](#)
 - safe FSMs [943\(UG\)](#)
 - syn_radhardlevel [483\(AttrRef\)](#)
 - using safe FSM [943\(UG\)](#)
 - using TMR [905\(UG\)](#)
 - high reliability design [899\(UG\)](#)
 - High reliability functions [924\(UG\)](#)
 - High Reliability panel
 - Implementation Options dialog box [449\(CmdRef\)](#)
 - Highlight Visible Net Instances
 - command [1101\(UG\)](#)
 - HighRel
 - Gate Level TMR Examples [912\(UG\)](#)
 - How to Use Help command [580\(CmdRef\)](#), [59\(DebugRef\)](#)
 - hyper source
 - example [687\(UG\)](#)
 - for IPs [692\(UG\)](#)
 - for prototyping [686\(UG\)](#)
 - IP design hierarchy [686\(UG\)](#)
 - threading signals [686\(UG\)](#)
- I
- I/O buffers
 - inserting [349\(AttrRef\)](#)
 - specifying I/O standards [447\(AttrRef\)](#)
 - I/O constraints
 - multiple on same port [300\(CmdRef\)](#)
 - I/O insertion [590\(UG\)](#), [500\(Ref\)](#), [737\(Ref\)](#)
 - Arria [582\(Ref\)](#)
 - Intel Cyclone [582\(Ref\)](#)
 - Intel Stratix [582\(Ref\)](#)
 - VHDL manual (Xilinx) [894\(Ref\)](#)
 - I/O insertion (Intel) [576\(Ref\)](#)
 - I/O insertion (Microsemi) [798\(Ref\)](#)
 - I/O insertion (Xilinx) [856\(Ref\)](#)
 - I/O locations
 - assigning automatically (Xilinx) [889\(Ref\)](#)
 - manually assigning (Xilinx) [894\(Ref\)](#)
 - I/O packing
 - disabling with syn_replicate [569\(AttrRef\)](#)
 - I/O pads
 - instantiating (Xilinx) [856\(Ref\)](#)

- specifying I/O standards [225\(UG\)](#)
- I/O paths
 - false path constraint [236\(UG\)](#)
- I/O registers, power-up mode (Intel) [43\(AttrRef\)](#)
- I/O standards
 - QSF constraints [163\(Ref\)](#)
 - specifying [225\(UG\)](#)
- I/O Standards panel
 - using SCOPE [221\(UG\)](#)
- I/O Standards panel, SCOPE [306\(CmdRef\)](#)
- I/Os
 - See also* ports
 - auto-constraining [501\(UG\)](#)
 - constraining [224\(UG\)](#)
 - constraining (Legacy) [273\(UG\)](#)
 - inferring Xilinx buffers with syn_diff_io [183\(AttrRef\)](#)
 - packing in Intel designs [607\(Ref\)](#)
 - packing in Xilinx designs [886\(Ref\)](#)
 - preserving [591\(UG\)](#), [738\(Ref\)](#)
 - specifying pad type (Xilinx) [900\(Ref\)](#)
 - Verilog black boxes [522\(UG\)](#)
 - VHDL black boxes [524\(UG\)](#)
- I/Os (Design Planner)
 - critical paths from pin-locked I/Os [1037\(UG\)](#)
- IBUFDS
 - inference [896\(Ref\)](#)
- IBUFGDS
 - inference [896\(Ref\)](#)
- iCE65 Lattice device options [716\(Ref\)](#)
- ICG
 - stability latch removal [872\(UG\)](#)
- idc file
 - editing [26\(DebugUG\)](#)
- idcode command [44\(DebugRef\)](#)
- identification register [91\(DebugUG\)](#)
- Identify
 - compile points [1183\(UG\)](#)
- Identify debug
 - TMR instrumentation [977\(UG\)](#)
- Identify Debugger [971\(UG\)](#)
- Identify Instrumentor
 - launching [85\(Ref\)](#)
- IEEE 1364 Verilog 95 standard [188\(Ref\)](#)
- IEEE 1735
 - encrypting multiple files [673\(UG\)](#)
- IEEE 1801-2009. *See* UPF
- ieee library (VHDL) [217\(HDLRef\)](#)
- if-then-else statement (VHDL) [229\(HDLRef\)](#)
- ignored language constructs (Verilog) [15\(HDLRef\)](#)
- ignored language constructs (VHDL) [204\(HDLRef\)](#)
- IIICE
 - arming [60\(DebugRef\)](#)
 - buffer type [56\(DebugUG\)](#)
 - communicating with [26\(DebugRef\)](#)
 - cross triggering [116\(DebugUG\)](#), [77\(DebugRef\)](#)
 - JTAG connection [81\(DebugUG\)](#)
 - selecting multiple [46\(DebugRef\)](#)
- iiice command [46\(DebugRef\)](#)
- IIICE Controller tab [22\(DebugRef\)](#), [28\(DebugRef\)](#)
- IIICE parameters
 - buffer type [20\(DebugRef\)](#)
 - individual [124\(DebugUG\)](#)
- IIICE Sampler tab [19\(DebugRef\)](#)
- IIICE settings
 - sample clock [21\(DebugRef\)](#)
 - sample depth [20\(DebugRef\)](#)
- IIICE units
 - cross triggering [54\(DebugUG\)](#), [118\(DebugUG\)](#)
- impl Tcl command [93\(CmdRef\)](#)
- Implementation Directory [51\(Ref\)](#)
- Implementation Maps
 - Physical Analyst [1104\(UG\)](#)
- implementation options [131\(UG\)](#)
 - design plan file [139\(UG\)](#)
 - device [131\(UG\)](#)
 - global frequency [137\(UG\)](#)
 - global optimization [135\(UG\)](#)
 - Options Panel [440\(CmdRef\)](#)
 - part selection [131\(UG\)](#)
 - specifying results [140\(UG\)](#)
- Implementation Options command [417\(CmdRef\)](#), [438\(CmdRef\)](#)

- Implementation Options dialog box
 - [424\(CmdRef\)](#), [438\(CmdRef\)](#)
 - Constraints panel [443\(CmdRef\)](#)
 - Design Planning panel [637\(CmdRef\)](#)
 - Device panel [439\(CmdRef\)](#)
 - High Reliability panel [449\(CmdRef\)](#)
 - Netlist Restructure panel [637\(CmdRef\)](#)
 - Options panel [440\(CmdRef\)](#)
 - Place and Route panel [476\(CmdRef\)](#)
 - Timing Report panel [448\(CmdRef\)](#)
 - Verilog panel [455\(CmdRef\)](#)
 - VHDL panel [451\(CmdRef\)](#)
- implementation options, device
 - partdata tcl command [105\(CmdRef\)](#)
- Implementation Results [51\(Ref\)](#)
- Implementation Results panel
 - Options for implementation dialog box [446\(CmdRef\)](#)
- implementations
 - copying [130\(UG\)](#)
 - creating [418\(CmdRef\)](#)
 - deleting [130\(UG\)](#)
 - multiple. *See* multiple implementations.
 - naming [593\(CmdRef\)](#)
 - overwriting [130\(UG\)](#)
 - renaming [130\(UG\)](#)
- Import IP
 - commands [478\(CmdRef\)](#)
- Import IP menu [478\(CmdRef\)](#)
- Import IP Package command [489\(CmdRef\)](#)
- Import Xilinx ISE Project command [482\(CmdRef\)](#)
- importing projects [58\(DebugRef\)](#)
- include command
 - verilog library directories [459\(CmdRef\)](#)
- include files [26\(CmdRef\)](#)
 - hierarchical designs [104\(HDLRef\)](#)
- Incremental Compiler
 - using [96\(UG\)](#)
- incremental flows
 - Quartus Fast Fit [1126\(UG\)](#)
 - SmartGuide [1155\(UG\)](#)
 - Vivado [1145\(UG\)](#)
 - Xilinx partition [1158\(UG\)](#)
 - Xilinx partition (before ISE 12.1) [1163\(UG\)](#)
- incremental implementations [55\(DebugRef\)](#)
- Incremental Mode option
 - using Incremental Compiler [96\(UG\)](#)
- incremental synthesis
 - compile points [653\(UG\)](#)
 - locked, partition compile points [622\(UG\)](#)
 - other tools [656\(UG\)](#)
- indenting a block of text [66\(Ref\)](#)
- indenting text (Text Editor) [66\(Ref\)](#)
- index_collection command [280\(CmdRef\)](#)
- inference
 - BUFGMUX/BUFGMUX_1 [895\(Ref\)](#)
 - Xilinx BUFGMUX/BUFGMUX_1 [857\(Ref\)](#), [895\(Ref\)](#)
 - Xilinx I/O buffers [856\(Ref\)](#), [895\(Ref\)](#)
- inferencing
 - DSP blocks [755\(Ref\)](#)
- inferred clock [209\(Ref\)](#)
- info file (design component info) [194\(Ref\)](#)
- ini file [185\(Ref\)](#)
- INIT property
 - initializing Xilinx RAMs, Verilog [879\(Ref\)](#)
 - initializing Xilinx RAMs, VHDL [882\(Ref\)](#)
 - specifying with attributes [883\(Ref\)](#)
- INIT values
 - syntax for forward-annotation [794\(AttrRef\)](#)
 - Xilinx registers [884\(Ref\)](#)
- init values
 - in RAMs [254\(HDLRef\)](#)
- initial value data file
 - Verilog [296\(Ref\)](#)
- Initial Values
 - forward annotation [299\(Ref\)](#)
- initial values
 - \$readmemb [294\(Ref\)](#)
 - \$readmemh [294\(Ref\)](#)
 - Achronix [476\(Ref\)](#)
 - Lattice ICE65/iCE40 [648\(Ref\)](#)
 - on primitives [544\(UG\)](#)
 - registers (Verilog) [72\(HDLRef\)](#)
 - Verilog [72\(HDLRef\)](#)
- initial values (Verilog)
 - netlist file (.srs) [299\(Ref\)](#)
- initialization file (.ini) [185\(Ref\)](#)

- initializing [536\(UG\)](#)
- initializing RAM [536\(UG\)](#)
- Input and output constraints
 - defining [224\(UG\)](#)
- input constraints, setting [224\(UG\)](#)
- input constraints, setting (Legacy) [272\(UG\)](#)
- input files [184\(Ref\)](#)
 - .adc [184\(Ref\)](#)
 - .ini [185\(Ref\)](#)
 - .nrf [185\(Ref\)](#)
 - .opt [185\(Ref\)](#), [195\(Ref\)](#)
 - .sdc [185\(Ref\)](#)
 - .sfp [186\(Ref\)](#)
 - .sv [187\(Ref\)](#)
 - .v [186\(Ref\)](#), [187\(Ref\)](#)
 - .vhd [187\(Ref\)](#)
- Inputs/Outputs panel
 - using SCOPE [221\(UG\)](#)
- Inputs/Outputs panel, SCOPE [298\(CmdRef\)](#)
- Insert Sub-project command
 - [436\(CmdRef\)](#), [614\(CmdRef\)](#)
- inserting
 - bookmarks (Text Editor) [66\(Ref\)](#)
 - level-sensitive latches in design,
 - warning [82\(HDLRef\)](#), [257\(HDLRef\)](#)
- Instance Hierarchy tab [380\(UG\)](#)
- Instance Properties command
 - (hierarchical project management) [612\(CmdRef\)](#)
- instance-based subproject
 - compared to block-based [159\(UG\)](#)
- instance-based synthesis
 - hierarchical projects [163\(UG\)](#)
- instances
 - controlling optimization [733\(AttrRef\)](#)
 - dissolving [543\(CmdRef\)](#)
 - expanding paths between [537\(CmdRef\)](#)
 - expansion maximum limit [570\(CmdRef\)](#)
 - expansion maximum limit (per filtered sheet) [573\(CmdRef\)](#)
 - expansion maximum limit (per unfiltered sheet) [573\(CmdRef\)](#)
 - finding by name
 - [396\(CmdRef\)](#), [658\(CmdRef\)](#)
 - hierarchical
 - dissolving [132\(Ref\)](#)
 - making transparent [132\(Ref\)](#)
 - hierarchical. *See* hierarchical instances
 - isolating paths through [543\(CmdRef\)](#)
 - making transparent [543\(CmdRef\)](#)
 - name display [568\(CmdRef\)](#)
 - preserving with syn_noprune [579\(UG\)](#), [435\(AttrRef\)](#)
 - primitive. *See* primitive instances
 - properties [352\(UG\)](#), [422\(UG\)](#)
 - properties (Physical Analyst) [669\(CmdRef\)](#)
 - properties of pins [422\(UG\)](#)
 - selecting all in schematic [545\(CmdRef\)](#)
- instances (Physical Analyst) [441\(Ref\)](#)
 - adding markers [1086\(UG\)](#)
 - displaying instances [1067\(UG\)](#)
- Instances command
 - schematic selection [545\(CmdRef\)](#)
 - sheet selection [545\(CmdRef\)](#)
- instantiating black boxes (Verilog) [100\(HDLRef\)](#)
- instantiating black boxes (VHDL) [316\(HDLRef\)](#)
- instantiating components (VHDL) [220\(HDLRef\)](#), [239\(HDLRef\)](#)
- instantiating gate primitives, Verilog [17\(HDLRef\)](#)
- instantiation templates [107\(UG\)](#)
- instrumentation
 - description [10\(DebugUG\)](#)
 - partial records [33\(DebugUG\)](#)
 - post-compile [26\(DebugUG\)](#)
- instrumentation command [55\(DebugRef\)](#)
- instrumentation directory [44\(DebugUG\)](#)
- instrumenting partial buses [30\(DebugUG\)](#)
- instrumentor
 - launching [23\(DebugUG\)](#)
 - running after compilation [26\(DebugUG\)](#)
- integer data type (VHDL) [207\(HDLRef\)](#)
- Integrated Clock Gating (ICG)
 - stability latch removal [872\(UG\)](#)
- integrated P&R [1119\(UG\)](#)
 - custom shell script [1119\(UG\)](#)
- Intel
 - asymmetric RAM [532\(Ref\)](#)
 - attributes [623\(Ref\)](#)
 - Clearbox. *See* Clearbox

- cliquing. *See* cliquing.
- constraints [617\(Ref\)](#)
- device support [520\(Ref\)](#)
- device support. *See also* Intel technologies [520\(Ref\)](#)
- directives [623\(Ref\)](#)
- DSP block inference [540\(Ref\)](#)
- edif and vqm filenames [621\(Ref\)](#)
- fanout limits [577\(Ref\)](#)
- forward annotation [522\(Ref\)](#)
- forward-annotation, Max+Plus II [617\(Ref\)](#)
- grey boxes *See* grey boxes
- I/O packing [607\(Ref\)](#)
- I/O registers power-up mode [43\(AttrRef\)](#)
- inferring LUTRAMs [256\(Ref\)](#)
- instantiating LPMs as black boxes [552\(UG\)](#)
- IP core support [524\(Ref\)](#)
- launching MegaWizard [490\(CmdRef\)](#)
- LPM megafunction example (Verilog) [552\(UG\)](#)
- LPM megafunction example (VHDL) [554\(UG\)](#)
- LUTRAMs [258\(Ref\)](#)
- macro library, Verilog [524\(Ref\)](#)
- macro library, VHDL [524\(Ref\)](#)
- macros [526\(Ref\)](#)
- mapping to ATOMs [527\(Ref\)](#)
- Max+Plus II forward-annotated constraints [617\(Ref\)](#)
- P&R file for untranslated settings [731\(UG\)](#)
- packing I/Os [607\(Ref\)](#)
- pad cell insertion [529\(Ref\)](#)
- PLLs [528\(Ref\)](#)
- PLLs. *See* altplls
- prepared components method [554\(Ref\)](#)
- Quartus batch mode [1124\(UG\)](#)
- Quartus integrated flow [1122\(UG\)](#)
- Quartus interactive flow [1123\(UG\)](#)
- RAM inference [530\(Ref\)](#)
- RAM with control signals [262\(Ref\)](#)
- RAMs
 - inference (Stratix) [530\(Ref\)](#)
- register inference [528\(Ref\)](#)
- reports [612\(Ref\)](#)
- ROM inference [538\(Ref\)](#)
- shift registers [545\(UG\)](#)
- simulating LPMs [610\(Ref\)](#)
- SOPC Builder [160\(Ref\)](#)
- specifying VHDL library [524\(Ref\)](#)
- syn_useioff attribute [717\(AttrRef\)](#)
- technology keywords [596\(Ref\)](#)
- translating PIN file to constraint file [497\(CmdRef\)](#)
- Verilog LPM library [558\(UG\)](#)
- Intel backannotation [1165\(UG\)](#)
- Intel black boxes
 - pad cell insertion (Intel) [529\(Ref\)](#)
- Intel Clearbox megafunctions [597\(Ref\)](#)
- Intel device options
 - Arria [581\(Ref\)](#)
 - Cyclone [581\(Ref\)](#)
 - MAX [588\(Ref\)](#)
 - MAX II [585\(Ref\)](#)
 - Stratix [581\(Ref\)](#)
- Intel file format options
 - MAX [591\(Ref\)](#)
- Intel incremental flows [1125\(UG\)](#)
- Intel megafunctions
 - DSP blocks [540\(Ref\)](#)
- Intel MegaWizard generating LPM files [552\(UG\)](#)
- Intel models
 - Clearbox [179\(CmdRef\)](#)
 - set_option syntax [179\(CmdRef\)](#)
- Intel Quartus [741\(UG\)](#)
- Intel RAM
 - byte-wide write enable [532\(Ref\)](#)
- Intel RAMs
 - \$readmemb/\$readmemh initialization [299\(Ref\)](#)
 - inference (Arria) [530\(Ref\)](#)
 - inference (Cyclone) [530\(Ref\)](#)
- Intel shift registers
 - report [547\(UG\)](#)
- Intel STRATIX (Design Planner) additional tips [1040\(UG\)](#)
- Intel technologies
 - MAX [588\(Ref\)](#)
- Interactive Attribute Examples [70\(Ref\)](#)
- interface construct [129\(HDLRef\)](#), [179\(HDLRef\)](#)
- interface information, timing report [214\(Ref\)](#)
- ILM *See* interface logic models

- interface logic models [626\(UG\)](#)
 - interface timing [627\(UG\)](#)
 - IOBUFDS
 - inference [896\(Ref\)](#)
 - IP
 - encryption-decryption flow [659\(UG\)](#)
 - importing from SOPC Builder [718\(UG\)](#)
 - license queuing [791\(UG\)](#)
 - license queuing syntax [204\(CmdRef\)](#)
 - re-encryption [664\(UG\)](#)
 - Vivado [750\(UG\)](#)
 - IP core areas (Design Planner) [1033\(UG\)](#)
 - IP core wizard [493\(CmdRef\)](#)
 - IP cores [875\(Ref\)](#)
 - Vivado [1135\(UG\)](#)
 - IP cores (SYNCore)
 - building ram models [501\(CmdRef\)](#)
 - IP design hierarchy
 - hyper source [686\(UG\)](#)
 - IP encryption
 - IEEE 1735 [670\(UG\)](#)
 - Lattice [730\(Ref\)](#)
 - IP encryption (Lattice) [730\(Ref\)](#)
 - IP encryption flow overview [658\(UG\)](#)
 - IP encryption scheme [664\(UG\)](#)
 - IP license queuing [791\(UG\)](#)
 - IP vendors
 - directory structure for package [666\(UG\)](#)
 - encrypting IP [664\(UG\)](#)
 - package file list for encrypted IP flow [666\(UG\)](#)
 - packaging for evaluation [665\(UG\)](#)
 - supplying vendor information [667\(UG\)](#)
 - IPs
 - encrypting [664\(UG\)](#)
 - encryption flow [658\(UG\)](#)
 - Intel [694\(UG\)](#)
 - SYNCore byte-enable RAMs [364\(Ref\)](#)
 - SYNCore counters [419\(Ref\)](#)
 - SYNCore FIFOs [311\(Ref\)](#)
 - SYNCore RAMs [341\(Ref\)](#)
 - SYNCore ROMs [381\(Ref\)](#)
 - SYNCore subtractors [395\(Ref\)](#)
 - using hyper source for debug [692\(UG\)](#)
 - is_error_blackbox property [333\(UG\)](#)
 - ise2syn
 - description [773\(UG\)](#)
 - relationship with ucf2sdc [773\(UG\)](#)
 - ise2syn utility
 - converting Xilinx projects [773\(UG\)](#)
 - GUI command [482\(CmdRef\)](#)
 - Tcl syntax [95\(CmdRef\)](#)
 - using [773\(UG\)](#)
 - Isolate Paths command [543\(CmdRef\)](#)
 - different from Expand Paths [469\(UG\)](#), [471\(UG\)](#)
 - isolating paths from pins or ports [143\(Ref\)](#)
 - isolation power strategy [1216\(UG\)](#)
 - ispLEVER
 - forward-annotating constraints for [633\(Ref\)](#)
 - iterations
 - reducing with compile on error [330\(UG\)](#)
- ## J
- job management
 - up-to-date checking [294\(UG\)](#)
 - Job Status command
 - [494\(CmdRef\)](#), [498\(CmdRef\)](#)
 - job tcl command [96\(CmdRef\)](#)
 - JTAG
 - chain tests [92\(DebugUG\)](#)
 - communication block [81\(DebugUG\)](#)
 - communication test [90\(DebugUG\)](#)
 - debugging [78\(DebugUG\)](#), [90\(DebugUG\)](#)
 - direct connection [83\(DebugUG\)](#)
 - serial connection [84\(DebugUG\)](#)
 - JTAG chain
 - settings [92\(DebugUG\)](#), [48\(DebugRef\)](#)
 - JTAG chains [23\(DebugRef\)](#)
 - JTAG registers [84\(DebugUG\)](#)
 - jtag_server command [63\(DebugRef\)](#)
 - JTAGTech3710 cable settings
 - [44\(DebugRef\)](#)
- ## K
- key assignments
 - customizing [807\(UG\)](#)
 - key block [661\(UG\)](#)

keyboard shortcuts
 86(Ref), 653(CmdRef), 656(CmdRef), 30(DebugRef)
 arrow keys (Hierarchy Browser) 131(Ref)
 keyword completion, Text Editor 66(Ref)
 keywords
 all (VHDL 2008) 347(HDLRef)
 completing in Text Editor 66(Ref)
 completing words in Text Editor 83(UG)
 SystemVerilog 199(HDLRef)

L

labels, displaying 568(CmdRef)
 language
 guidelines (Verilog) 71(HDLRef)
 language constructs (Verilog) 14(HDLRef)
 language constructs (VHDL)
 202(HDLRef), 204(HDLRef)
 language guidelines (VHDL) 257(HDLRef)
 last_run.adb file 111(DebugUG)
 latches
 always blocks (Verilog) 88(HDLRef)
 concurrent signal assignment (VHDL)
 264(HDLRef)
 continuous assignments (Verilog)
 88(HDLRef)
 error message (VHDL) 267(HDLRef)
 in timing analysis 141(Ref)
 level-sensitive
 Verilog 88(HDLRef)
 mapping (Xilinx) 855(Ref)
 process blocks (VHDL) 265(HDLRef)
 SystemVerilog always_latch 165(HDLRef)
 Lattice
 attributes and directives 740(Ref)
 black boxes 647(Ref), 667(Ref)
 Block RAM Support 636(Ref)
 disable I/O insertion 697(Ref)
 fanin limit 701(Ref)
 forward annotation
 632(Ref), 748(Ref), 826(Ref)
 forward-annotation constraints 632(Ref)
 generated clocks 725(Ref)
 GSR resource 697(Ref)
 I/O insertion 590(UG)
 IP encryption 730(Ref)
 loc attribute 81(AttrRef)
 macro libraries 667(Ref)

macros 647(Ref), 667(Ref)
 map logic to macrocells 700(Ref)
 maximum cell fanin 701(Ref)
 maximum terms/macrocell 701(Ref)
 orca_padtype attribute 87(AttrRef)
 orca_props attribute 91(AttrRef)
 pad types (ORCA) 87(AttrRef)
 percentage of design to optimize for timing 701(Ref)
 PICs 730(Ref)
 pipelining 723(Ref)
 product families 630(Ref)
 reports 726(Ref)
 retiming 724(Ref)
 updating compile points 698(Ref)
 Lattice iCE65/iCE40
 gated clocks 724(Ref)
 initial values 648(Ref)
 Lattice iCE65/iCE40 options 717(Ref)
 Lattice netlist 632(Ref)
 Lattice options
 LatticeECP2 and LatticeECP/EC
 703(Ref)
 MachXO 707(Ref)
 ORCA 701(Ref)
 Launch Identify Instrumentor command
 499(CmdRef), 500(CmdRef)
 Launch Identify Instrumentor icon
 85(Ref)
 launch_megawiz command 490(CmdRef)
 launch_vivado command 97(CmdRef)
 lcell primitive
 Clearbox 698(UG)
 LCELLs 589(Ref)
 legacy sdc file. *See* sdc files, difference between legacy and Synopsys standard
 levels
 See hierarchy
 level-sensitive latches
 Verilog 88(HDLRef)
 VHDL
 unwanted 267(HDLRef)
 level-sensitive latches (VHDL)
 using concurrent signal assignments
 264(HDLRef)
 using processes 265(HDLRef)

- lib2syn
 - using [191\(Ref\)](#)
- libraries
 - general technology [189\(Ref\)](#)
 - macro, built-in [187\(Ref\)](#), [217\(HDLRef\)](#)
 - post-synthesis simulation [514\(Ref\)](#)
 - technology-independent [189\(Ref\)](#)
 - Verilog
 - macro [100\(HDLRef\)](#)
 - VHDL
 - attributes and constraints [188\(Ref\)](#), [217\(HDLRef\)](#)
 - IEEE, supported [202\(HDLRef\)](#)
 - Xilinx post-synthesis simulation [939\(Ref\)](#)
- libraries (VHDL) [216\(HDLRef\)](#)
- library and package rules, VHDL [219\(HDLRef\)](#)
- library extensions [88\(UG\)](#)
- library ieee [675\(AttrRef\)](#)
- library packages (VHDL), accessing [218\(HDLRef\)](#)
- library statement (VHDL) [218\(HDLRef\)](#)
- library synplify [675\(AttrRef\)](#)
- license
 - floating [580\(CmdRef\)](#)
 - saving [581\(CmdRef\)](#), [59\(DebugRef\)](#)
 - specifying in batch mode [26\(UG\)](#), [203\(CmdRef\)](#)
- License Agreement command [580\(CmdRef\)](#), [59\(DebugRef\)](#)
- license queuing [789\(UG\)](#), [205\(CmdRef\)](#)
 - blocking-style [789\(UG\)](#)
 - DesignWare IP [791\(UG\)](#)
 - IP [791\(UG\)](#)
- license release (synthesis)
 - after P&R [1120\(UG\)](#)
- license_release [1120\(UG\)](#)
- licenses
 - DesignWare multiprocessing [683\(UG\)](#)
- Limit Number of Paths [527\(CmdRef\)](#)
- limitations
 - SystemVerilog [121\(HDLRef\)](#)
- linkerlog file [195\(Ref\)](#)
- Linux, 64-bit mapping [442\(CmdRef\)](#)
- lists
 - dependent files [176\(UG\)](#)
- literal
 - bit string [332\(HDLRef\)](#)
- literals
 - SystemVerilog [125\(HDLRef\)](#)
- load_upf Tcl command [690\(CmdRef\)](#)
- loc attribute (Lattice) [81\(AttrRef\)](#)
- local TMR [903\(UG\)](#)
 - RAM [956\(UG\)](#)
- localparams
 - Verilog 2001 [50\(HDLRef\)](#)
- location constraints
 - RLOC_ORIGIN [903\(Ref\)](#)
 - RLOCs with synthesis attribute [866\(Ref\)](#), [903\(Ref\)](#)
 - RLOCs with xc_attributes [901\(Ref\)](#)
- Log File
 - HTML [414\(CmdRef\)](#)
 - text [414\(CmdRef\)](#)
- log file
 - continue on error [332\(UG\)](#)
 - displaying [410\(CmdRef\)](#)
 - remote access [305\(UG\)](#)
 - Tcl commands for filtering [209\(CmdRef\)](#)
- log file (.srr) [201\(Ref\)](#)
 - watching selected information [56\(Ref\)](#)
- Log File command
 - View menu [414\(CmdRef\)](#)
- log file report [201\(Ref\)](#)
 - clock buffering [204\(Ref\)](#)
 - compiler [202\(Ref\)](#)
 - mapper [203\(Ref\)](#)
 - net buffering [204\(Ref\)](#)
 - resource usage [205\(Ref\)](#)
 - retiming [206\(Ref\)](#)
 - summary of compile points [205\(Ref\)](#)
 - timing [205\(Ref\)](#)
- log files
 - checking FSM descriptions [599\(UG\)](#)
 - checking information [299\(UG\)](#)
 - crossprobing to Physical Analyst [1092\(UG\)](#)
 - pipelining description [570\(UG\)](#)
 - retiming report [574\(UG\)](#)
 - setting default display [300\(UG\)](#)
 - shift register report (Intel) [547\(UG\)](#)
 - state machine descriptions [595\(UG\)](#)

- unified compile (uc.log) [47\(UG\)](#)
 - viewing [299\(UG\)](#)
 - Log Watch Configuration dialog box [58\(Ref\)](#)
 - Log Watch window [56\(Ref\)](#)
 - Output Windows [64\(Ref\)](#)
 - popup menu [585\(CmdRef\)](#)
 - positioning commands [57\(Ref\)](#)
 - Log Watch Window command [410\(CmdRef\)](#)
 - log_filter Tcl command
 - syntax [98\(CmdRef\)](#)
 - log_report Tcl command [100\(CmdRef\)](#)
 - logic
 - expanding between objects [469\(UG\)](#)
 - expanding from net [405\(UG\)](#), [467\(UG\)](#)
 - expanding from net (Physical Analyst) [1101\(UG\)](#)
 - expanding from pin [403\(UG\)](#), [466\(UG\)](#), [1098\(UG\)](#)
 - logic preservation
 - syn_hier [583\(UG\)](#)
 - syn_keep for nets [579\(UG\)](#)
 - syn_keep for registers [579\(UG\)](#)
 - syn_noprune [579\(UG\)](#)
 - syn_preserve [579\(UG\)](#)
 - logic synthesis
 - translating UCF constraints [286\(UG\)](#)
 - with design plan [39\(UG\)](#)
 - logical folders
 - creating [123\(UG\)](#)
 - logical operators
 - VHDL 2008 [330\(HDLRef\)](#)
 - loop statement [231\(HDLRef\)](#)
 - loop_limit directive [83\(AttrRef\)](#)
 - Lowercase command [397\(CmdRef\)](#)
 - LPM_RAM_DQ
 - VHDL example [557\(UG\)](#)
 - LPMs
 - black box method simulation flow [610\(Ref\)](#)
 - comparison of Intel instantiation methods [551\(UG\)](#)
 - creating synthesis projects [734\(UG\)](#)
 - generics method, Cypress [556\(UG\)](#)
 - in .vqm [552\(UG\)](#)
 - instantiating as black boxes [551\(UG\)](#)
 - instantiating as black boxes (Intel) [552\(UG\)](#)
 - instantiating with a Verilog library [558\(UG\)](#)
 - instantiating with a Verilog library (Intel methodology) [552\(UG\)](#)
 - instantiating with VHDL prepared components [556\(UG\)](#)
 - Intel megafunction example (Verilog) [552\(UG\)](#)
 - Intel megafunction example (VHDL) [554\(UG\)](#)
 - prepared components (Intel) [554\(Ref\)](#)
 - prepared components (Intel), example [556\(UG\)](#)
 - using in Intel simulation flows [610\(Ref\)](#)
 - Verilog library simulation flow [611\(Ref\)](#)
 - VHDL prepared component simulation flow [611\(Ref\)](#)
 - VHDL prepared components instantiation example [557\(UG\)](#)
 - LPMs, Intel [551\(UG\)](#)
 - LUT6_2 primitives [911\(Ref\)](#)
 - LUTRAM
 - examples [258\(Ref\)](#)
 - LUTRAMs [258\(Ref\)](#)
 - LUTRAMs, inferring [256\(Ref\)](#), [258\(Ref\)](#)
- ## M
- mac_mult primitive
 - Clearbox [698\(UG\)](#)
 - mac_out primitive
 - Clearbox [698\(UG\)](#)
 - macro libraries
 - Intel Verilog [524\(Ref\)](#)
 - Intel VHDL [524\(Ref\)](#)
 - Lattice [667\(Ref\)](#)
 - macro libraries (Xilinx) [869\(Ref\)](#)
 - macromodule [14\(HDLRef\)](#)
 - macros
 - libraries [187\(Ref\)](#), [217\(HDLRef\)](#)
 - MATH18X18 block [754\(Ref\)](#)
 - Microsemi [753\(Ref\)](#)
 - preserving with syn_macro [373\(AttrRef\)](#)
 - SIMBUF [754\(Ref\)](#)
 - macros (Lattice) [647\(Ref\)](#), [667\(Ref\)](#)
 - macros (Xilinx) [869\(Ref\)](#)

- manhattan distance (Physical Analyst)
1088(UG)
- manual compile points
 - compared to automatic 616(UG)
 - flow 639(UG)
 - using with automatic 650(UG)
- map logic to macrocells (Lattice) 700(Ref)
- map primitive 781(AttrRef)
- mapper output file (.srm)
197(Ref), 199(Ref)
- mapper report
 - log file (.srr) 203(Ref)
- margin, slack 142(Ref)
- markers (Physical Analyst)
 - adding 1086(UG)
 - adding with Go to Location 1087(UG)
 - deleting 1087(UG)
 - finding objects with 1085(UG)
 - measuring with 1088(UG)
 - moving 1087(UG)
 - navigating between 1088(UG)
 - using 1086(UG)
- Markers command 1086(UG)
- MAX 588(Ref)
 - device options 588(Ref)
 - file format options 591(Ref)
 - set_option device options 590(Ref)
 - set_option synthesis options 590(Ref)
- MAX II
 - file format options 588(Ref)
 - set_option device options 587(Ref)
 - set_option synthesis options 587(Ref)
- max_parallel_jobs variable 795(UG)
- maximum parallel jobs
794(UG), 817(UG), 550(CmdRef)
- maximum terms/macrocell (Lattice)
701(Ref)
- MaxParallelJobs variable 794(UG)
- measurement tool
 - Physical Analyst 665(CmdRef)
- MegaCore
 - greybox flow with grey box netlist
709(UG)
 - greybox flow with IP package 713(UG)
- MegaCore IP 714(UG)
- Megacore IPs
 - importing in a Quartus design
733(UG), 734(UG)
- megafunctions
 - altplls 599(Ref)
 - Clearbox 597(Ref)
 - creating synthesis project 734(UG)
 - grey boxes 599(Ref)
 - inferring Clearbox information 699(UG)
 - instantiating Clearbox 703(UG)
 - using grey box netlist 709(UG)
- MegaWizard
 - importing cores from 714(UG)
 - launching Intel 490(CmdRef)
- Megawizard
 - altplls 599(Ref)
- memory compiler 501(CmdRef)
- memory map information (MMI file)
541(UG)
- memory usage
 - maximizing with HDL Analyst 474(UG)
- menubar 18(CmdRef), 9(DebugRef)
- Menus
 - Import IP 478(CmdRef)
- menus
 - context-sensitive
 - See popup menus
 - Edit 396(CmdRef), 13(DebugRef)
 - HDL Analyst 535(CmdRef), 663(CmdRef)
 - Help 580(CmdRef), 59(DebugRef)
 - Options
546(CmdRef), 663(CmdRef), 56(DebugRef)
 - popup
 - See popup menus
 - Project 417(CmdRef)
 - Run 491(CmdRef), 638(CmdRef)
 - Tools, Synplify Elite Design Planner
639(CmdRef)
 - View 409(CmdRef), 14(DebugRef)
- Message viewer
 - filtering messages 318(UG)
 - keyboard shortcuts 317(UG)
 - saving filter expressions 319(UG)
 - searching 317(UG)
 - using 316(UG)
 - using the F3 key to search forward
317(UG)
 - using the Shift-F3 key to search
backward 317(UG)

- message viewer
 - description [60\(Ref\)](#)
- messagefilter.txt file [327\(UG\)](#)
- Messages
 - Tcl Window command
 - [409\(CmdRef\)](#), [14\(DebugRef\)](#)
- messages
 - demoting [324\(UG\)](#)
 - filtering [318\(UG\)](#)
 - promoting [324\(UG\)](#)
 - saving filter information from command line [320\(UG\)](#)
 - saving filter information from GUI [319\(UG\)](#)
 - severity levels [325\(UG\)](#)
 - suppressing [324\(UG\)](#)
 - writing messages to file [321\(UG\)](#)
- Messages Tab [60\(Ref\)](#)
- Microsemi
 - ACTgen macros [816\(Ref\)](#)
 - alsloc attribute [31\(AttrRef\)](#)
 - alspin attribute [35\(AttrRef\)](#)
 - alspreserve attribute [39\(AttrRef\)](#)
 - assigning I/O ports [35\(AttrRef\)](#)
 - attributes [818\(Ref\)](#)
 - black boxes [753\(Ref\)](#)
 - compile point synthesis [814\(Ref\)](#)
 - compile point timing data [799\(Ref\)](#)
 - device options [803\(Ref\)](#)
 - directives [818\(Ref\)](#)
 - features [748\(Ref\)](#)
 - forward-annotation, constraints [810\(Ref\)](#)
 - I/O insertion [798\(Ref\)](#)
 - macro libraries [815\(Ref\)](#)
 - macros [753\(Ref\)](#)
 - MATH18X18 block [754\(Ref\)](#)
 - Operating Condition Device Option [801\(Ref\)](#)
 - output netlist [747\(Ref\)](#)
 - pin numbers for bus ports [812\(Ref\)](#)
 - preserving relative placement [31\(AttrRef\)](#)
 - product families [746\(Ref\)](#)
 - reports [813\(Ref\)](#)
 - retiming [799\(Ref\)](#)
 - SIMBUF macro [754\(Ref\)](#)
 - syn_radhardlevel attribute [483\(AttrRef\)](#)
 - Tcl implementation options [804\(Ref\)](#)
- Microsemi implementing RAM [762\(Ref\)](#)
- Microsemil
 - cable type settings [45\(DebugRef\)](#)
- MIF files
 - missing [540\(Ref\)](#)
- min_cdc_sync_flops [166\(CmdRef\)](#)
- minPower library [682\(UG\)](#)
- mitigation technology [899\(UG\)](#)
- mixed block hierarchical synthesis flow [63\(UG\)](#)
- mixed designs
 - black boxes [312\(UG\)](#)
 - troubleshooting [94\(UG\)](#)
- mixed language files [91\(UG\)](#)
- model template, VHDL [258\(HDLRef\)](#)
- models
 - VHDL [95\(DebugRef\)](#)
- modes
 - cross triggering [50\(DebugRef\)](#)
- modules
 - renaming
 - [133\(AttrRef\)](#), [567\(AttrRef\)](#), [699\(AttrRef\)](#)
- modules, Verilog [76\(HDLRef\)](#)
- mouse button operations [75\(Ref\)](#)
- mouse operations [73\(Ref\)](#)
- Mouse Stroke Tutor [74\(Ref\)](#)
- Mouse Stroke Tutor command [580\(CmdRef\)](#)
- mouse strokes
 - pushing/popping objects
 - [372\(UG\)](#), [434\(UG\)](#)
- mouse strokes (Physical Analyst)
 - navigating between views [1063\(UG\)](#)
- mouse wheel operations [77\(Ref\)](#)
- Move command
 - floating toolbar window [78\(Ref\)](#)
 - Log Watch window popup menu [57\(Ref\)](#)
 - Tcl window popup menu [60\(Ref\)](#)
- moving between objects in the Hierarchy Browser [104\(Ref\)](#)
- moving GUI entities
 - toolbar [78\(Ref\)](#)
- multicycle constraints
 - forward-annotating [633\(Ref\)](#)
 - forward-annotation (Intel) [617\(Ref\)](#)

- multicycle paths
 - clocks as from/to points [328\(CmdRef\)](#)
 - examples [318\(CmdRef\)](#)
 - POS [326\(CmdRef\)](#)
 - setting constraints [222\(UG\)](#)
 - setting constraints (Legacy) [264\(UG\)](#)
 - syn_reference_clock [558\(AttrRef\)](#)
 - using different start/end clocks [317\(CmdRef\)](#)
- multidimensional array
 - syntax restrictions [68\(HDLRef\)](#)
 - Verilog 2001 [54\(HDLRef\)](#)
- multi-IICE
 - tabs [124\(DebugUG\)](#)
- multi-IICE selection [46\(DebugRef\)](#)
- multiple drivers
 - resolving [181\(CmdRef\)](#)
- Multiple File Compilation Unit
 - Verilog panel [458\(CmdRef\)](#)
- multiple implementations
 - [129\(UG\)](#), [55\(DebugRef\)](#)
 - hierarchical projects [177\(UG\)](#)
 - running from project [129\(UG\)](#)
- multiple projects
 - displaying project files [554\(CmdRef\)](#)
- multiple signal values
 - [108\(DebugUG\)](#), [109\(DebugUG\)](#)
- multiple target technologies,
synthesizing with Tcl script [800\(UG\)](#)
- multiple-sheet schematics [124\(Ref\)](#)
- multiplexed groups
 - assigning [34\(DebugUG\)](#), [11\(DebugRef\)](#)
 - selecting [100\(DebugUG\)](#)
- multiplexer (Verilog) [83\(HDLRef\)](#)
- multipliers
 - DSP blocks [755\(Ref\)](#)
 - pipelining restriction [568\(UG\)](#)
- multipliers, pipelining [567\(UG\)](#)
- multi-port RAMs
 - Xilinx implementations [847\(Ref\)](#)
- MultiProcessing
 - Continue on Error mode [549\(CmdRef\)](#)
- multiprocessing
 - compile points [652\(UG\)](#)
 - DesignWare licenses [683\(UG\)](#)

- maximum parallel jobs
 - [794\(UG\)](#), [817\(UG\)](#), [550\(CmdRef\)](#)
- multisheet schematics [428\(UG\)](#)
 - for nested internal logic [463\(UG\)](#)
 - searching just one sheet [443\(UG\)](#)
- transparent hierarchical instances [126\(Ref\)](#)
- transparent instances [428\(UG\)](#)

N

- name spaces
 - output netlist [451\(UG\)](#)
 - technology view [445\(UG\)](#)
- name_format Tcl command [692\(CmdRef\)](#)
- naming
 - objects (VHDL) [209\(HDLRef\)](#)
 - region [635\(CmdRef\)](#)
- naming rules [382\(CmdRef\)](#)
- navigating
 - among hierarchical levels
 - by pushing and popping [127\(Ref\)](#)
 - with the Hierarchy Browser [131\(Ref\)](#)
 - among the sheets of a schematic [124\(Ref\)](#)
- navigating among design views [365\(UG\)](#), [429\(UG\)](#)
- ncf file
 - cores [770\(UG\)](#)
- ncf files
 - output physical constraints (Legacy) [280\(UG\)](#)
 - translating to sdc [289\(UG\)](#)
 - using as input for logic design [286\(UG\)](#)
- nesting design details (display) [132\(Ref\)](#)
- net buffering report, log file [204\(Ref\)](#)
- net drivers
 - displaying and selecting [538\(CmdRef\)](#)
- netlist editing [1185\(UG\)](#)
 - commands [1186\(UG\)](#)
 - RTL-level [1185\(UG\)](#)
 - Tcl commands [1186\(UG\)](#)
- Netlist Editing Comands
 - get_prop [730\(CmdRef\)](#)
- netlist editing commands [1186\(UG\)](#)
- netlist file [200\(Ref\)](#)
 - initial values (Verilog) [299\(Ref\)](#)

- netlist formats
 - Implementation Options dialog box, Implementation Results panel [448\(CmdRef\)](#)
 - Netlist Restructure file (.nrf) [185\(Ref\)](#)
 - Netlist Restructure panel, Implementation Options dialog box [637\(CmdRef\)](#)
 - netlists
 - importing from Vivado [750\(UG\)](#)
 - netlists (Physical Analyst)
 - analyzing [1097\(UG\)](#)
 - netlists for different vendors
 - [447\(Ref\)](#), [631\(Ref\)](#), [747\(Ref\)](#), [825\(Ref\)](#)
 - nets
 - expanding hierarchically from pins and ports [537\(CmdRef\)](#)
 - expanding logic from [405\(UG\)](#), [467\(UG\)](#)
 - finding by name
 - [396\(CmdRef\)](#), [658\(CmdRef\)](#)
 - preserving for probing with syn_probe [579\(UG\)](#)
 - preserving with syn_keep
 - [579\(UG\)](#), [357\(AttrRef\)](#)
 - properties [352\(UG\)](#), [422\(UG\)](#)
 - properties (Physical Analyst)
 - [670\(CmdRef\)](#)
 - selecting drivers [469\(UG\)](#)
 - selecting instances on [538\(CmdRef\)](#)
 - nets (Physical Analyst)
 - adding markers [1086\(UG\)](#)
 - expanding logic from [1101\(UG\)](#)
 - resetting the display [1073\(UG\)](#)
 - routing [1071\(UG\)](#)
 - selecting instances [1101\(UG\)](#)
 - signal flow [1073\(UG\)](#)
 - unfiltering for Find command [1081\(UG\)](#)
 - nets (SystemVerilog) [138\(HDLRef\)](#)
 - New command
 - [390\(CmdRef\)](#), [630\(CmdRef\)](#), [8\(DebugRef\)](#)
 - new Hierarchy Browser [378\(UG\)](#)
 - New Implementation command
 - [424\(CmdRef\)](#)
 - New Project command [391\(CmdRef\)](#)
 - New property [424\(UG\)](#)
 - Next Bookmark command [397\(CmdRef\)](#)
 - Next Error command [494\(CmdRef\)](#)
 - Next Sheet command [411\(CmdRef\)](#)
 - next statement [233\(HDLRef\)](#)
 - NGC cores [768\(UG\)](#)
 - NGO core [768\(UG\)](#)
 - NIOS II, importing as greybox [717\(UG\)](#)
 - non-secure core flow
 - synthesis [771\(UG\)](#)
 - Normal View command [410\(CmdRef\)](#)
 - notes
 - filtering [317\(UG\)](#)
 - sorting [317\(UG\)](#)
 - notes, definition [81\(UG\)](#)
 - nram
 - Xilinx implementations [847\(Ref\)](#)
 - nrf file [185\(Ref\)](#)
 - numeric_bit IEEE package (VHDL)
 - [217\(HDLRef\)](#)
 - numeric_std IEEE package (VHDL)
 - [217\(HDLRef\)](#)
- ## O
- object information
 - status bar, HDL Analyst tool [110\(Ref\)](#)
 - viewing in HDL Analyst tool [110\(Ref\)](#)
 - object prefixes
 - Tcl find command [215\(CmdRef\)](#)
 - object properties
 - annotated properties for analyst
 - [222\(CmdRef\)](#)
 - object search order (Timing Analyzer)
 - [528\(CmdRef\)](#)
 - object types
 - Tcl find command [215\(CmdRef\)](#)
 - objects
 - crossprobing [120\(Ref\)](#)
 - displaying compactly [569\(CmdRef\)](#)
 - dissolving [132\(Ref\)](#)
 - expanding paths between [537\(CmdRef\)](#)
 - filtering [539\(CmdRef\)](#)
 - finding [671\(CmdRef\)](#)
 - finding on current sheet [443\(UG\)](#)
 - flagging by property [423\(UG\)](#)
 - making transparent [132\(Ref\)](#)
 - selecting in Floorplan Editor
 - [664\(CmdRef\)](#)

- selecting overlapping in Physical Analyst view [675\(CmdRef\)](#)
- selecting/deselecting [427\(UG\)](#)
- unselecting
 - all in schematic [545\(CmdRef\)](#)
- objects (Physical Analyst)
 - finding [1081\(UG\)](#)
 - finding by location [1085\(UG\)](#)
 - overlapping [1074\(UG\)](#)
 - select overlapping [1074\(UG\)](#)
 - selecting [1073\(UG\)](#)
- objects (VHDL)
 - naming [209\(HDLRef\)](#)
- objects, schematic
 - See schematic objects
- OBUFDS
 - inference [896\(Ref\)](#)
- OBUFTDS
 - inference [896\(Ref\)](#)
- OEM Content
 - subproject supported only for Lattice [614\(CmdRef\)](#)
- OFFSET constraints
 - unsupported [176\(Ref\)](#)
- OFFSET I/O constraints (Xilinx) [811\(AttrRef\)](#)
- Online help
 - F1 key [32\(Ref\)](#)
- online help [38\(DebugRef\)](#)
 - accessing [32\(Ref\)](#)
- opaque hierarchical instances [113\(Ref\)](#)
 - are not flattened [139\(Ref\)](#)
- Open command
 - File menu
 - [390\(CmdRef\)](#), [420\(CmdRef\)](#), [8\(DebugRef\)](#)
- Open Project command [390\(CmdRef\)](#)
- open_design
 - with find and expand [245\(UG\)](#)
- open_design command [103\(CmdRef\)](#)
- open_file command [104\(CmdRef\)](#)
- opening
 - project [390\(CmdRef\)](#)
- operators
 - exponential [27\(HDLRef\)](#)
- set membership (SystemVerilog) [150\(HDLRef\)](#)
- state machine [74\(DebugRef\)](#)
- streaming (SystemVerilog) [149\(HDLRef\)](#)
- Tcl collection [232\(CmdRef\)](#)
- type (SystemVerilog) [154\(HDLRef\)](#)
- Verilog [14\(HDLRef\)](#)
- VHDL
 - assignment [210\(HDLRef\)](#)
 - Selected Name Support (SNS) [243\(HDLRef\)](#)
 - sharing in case statements [238\(HDLRef\)](#)
 - SNS [243\(HDLRef\)](#)
 - VHDL 2008 condition [331\(HDLRef\)](#)
 - VHDL 2008 logical [330\(HDLRef\)](#)
 - VHDL 2008 relational [331\(HDLRef\)](#)
- operators (SystemVerilog) [145\(HDLRef\)](#)
- operators (VHDL) [222\(HDLRef\)](#)
- opt file [185\(Ref\)](#), [195\(Ref\)](#)
- optimization
 - for area [563\(UG\)](#)
 - for timing [564\(UG\)](#)
 - generated clock [893\(UG\)](#)
 - logic preservation. See logic preservation.
 - mapper effort. See fast synthesis [565\(UG\)](#)
 - preserving hierarchy [583\(UG\)](#)
 - preserving objects [579\(UG\)](#)
 - state machines [593\(UG\)](#)
 - tips for [562\(UG\)](#)
- option settings
 - reporting [87\(CmdRef\)](#)
- options
 - Achronix Speedster22iHD [504\(Ref\)](#)
 - CPLDs (Xilinx) [926\(Ref\)](#)
 - Intel Cyclone [581\(Ref\)](#)
 - Intel Stratix [584\(Ref\)](#)
 - Lattice iCE65/iCE40 [717\(Ref\)](#)
 - LatticeSC/SCM and LatticeXP [705\(Ref\)](#)
 - Project view [94\(Ref\)](#)
 - Frequency (Mhz) [95\(Ref\)](#)
 - FSM Compiler [96\(Ref\)](#)
 - FSM Explorer [96\(Ref\)](#)
 - Pipelining [97\(Ref\)](#)
 - Resource Sharing [96\(Ref\)](#)
 - Retiming [97\(Ref\)](#)
 - prototyping [474\(CmdRef\)](#)
 - setting [147\(CmdRef\)](#)

- setting with set_option Tcl command
 - 802(UG)
 - Spartan (Xilinx) 917(Ref)
 - Virtex (Xilinx) 917(Ref)
 - options (Microsemi) 804(Ref)
 - Options command
 - Xilinx submenu 547(CmdRef)
 - Options for implementation dialog box
 - Implementation Results panel 446(CmdRef)
 - Options menu
 - 546(CmdRef), 663(CmdRef), 56(Debug Ref)
 - Quartus submenu (Intel) 547(CmdRef)
 - Options panel
 - Implementation Options dialog box 440(CmdRef)
 - orca_padtype attribute (Lattice) 87(AttrRef)
 - orca_props attribute 91(AttrRef)
 - orig_inst_of property 425(UG)
 - original source files
 - searchpath 125(DebugUG)
 - original sources 125(DebugUG)
 - output buffers
 - selection 769(AttrRef)
 - output constraints, setting 224(UG)
 - output constraints, setting (Legacy) 272(UG)
 - output drivers
 - slowing transition times 803(AttrRef)
 - transition time 765(AttrRef)
 - output files 193(Ref)
 - _est.srr 194(Ref)
 - .areasrr 193(Ref)
 - .edf. *See* edif file
 - .est 194(Ref), 638(CmdRef)
 - .info 194(Ref)
 - .sar 197(Ref)
 - .srm 197(Ref), 199(Ref)
 - .srp 197(Ref), 536(CmdRef)
 - .srr 201(Ref)
 - watching selected information 56(Ref)
 - .srs 197(Ref)
 - .ta 199(Ref)
 - .vhm 200(Ref)
 - .vm 200(Ref)
 - .xnf (Xilinx). *See* xnf files (Xilinx). 824(Ref)
 - log. *See* log file
 - netlist 200(Ref)
 - specifying 140(UG)
 - See also* files
 - output netlists
 - finding objects 451(UG)
 - Output Windows 64(Ref)
 - overlapping objects
 - selecting in Physical Analyst view 675(CmdRef)
 - overriding FSM Compiler
 - 582(Ref), 585(Ref), 167(CmdRef)
 - overriding parameter value, Verilog 79(HDLRef)
 - overutilization 312(UG)
 - Overview of the Synopsys FPGA Synthesis Tools 22(Ref)
- ## P
- package library, adding 114(UG)
 - packages 173(HDLRef)
 - VHDL 2008 339(HDLRef)
 - VHDL 2008 generics 342(HDLRef)
 - packages, VHDL 216(HDLRef)
 - pad cell insertion file, Intel 529(Ref)
 - pad locations
 - See also* pin locations
 - pad types
 - industry standards 225(UG)
 - Lattice ORCA 87(AttrRef)
 - Xilinx 787(AttrRef)
 - pads
 - disabling I/O insertion 500(Ref)
 - disabling I/O insertion (Xilinx) 856(Ref)
 - Pan command 410(CmdRef)
 - panels
 - Implementation Options dialog box
 - Design Planning 637(CmdRef)
 - Netlist Restructure 637(CmdRef)
 - parallel jobs 794(UG)
 - parallel_case directive 95(AttrRef)
 - parameter data types
 - SystemVerilog 140(HDLRef)

- parameter passing [95\(UG\)](#)
 - boolean generics [94\(UG\)](#)
- parameterized modules
 - instrumenting [26\(DebugUG\)](#)
- parameters
 - extracting from Verilog source code [144\(UG\)](#)
 - overriding HDL [89\(CmdRef\)](#)
 - SYNCore adder/subtractor [403\(Ref\)](#)
 - SYNCore byte-enable RAM [371\(Ref\)](#)
 - SYNCore counter [425\(Ref\)](#)
 - SYNCore FIFO [316\(Ref\)](#)
 - SYNCore RAM [349\(Ref\)](#)
 - SYNCore ROM [386\(Ref\)](#)
- parity bus, Xilinx block RAM [848\(Ref\)](#)
- part selection options [131\(UG\)](#)
- partdata tcl command [105\(CmdRef\)](#)
- partial buses
 - instrumenting [30\(DebugUG\)](#)
- partition flow, Xilinx [1158\(UG\)](#)
- partitioned RTL view file (.srp) [197\(Ref\)](#), [536\(CmdRef\)](#)
- partitioning (Synplify Elite)
 - bit slicing [1051\(UG\)](#)
- partitioning of schematics into sheets [124\(Ref\)](#)
- passwords
 - encryption [37\(DebugRef\)](#)
 - encryption/decryption [31\(DebugRef\)](#)
- Paste - Replicate command [633\(CmdRef\)](#)
- Paste command [396\(CmdRef\)](#), [13\(DebugRef\)](#)
- pasting [80\(Ref\)](#)
- path constraints
 - false paths [236\(UG\)](#)
 - false paths (Legacy) [274\(UG\)](#)
- path delays
 - clocks as from/to points [329\(CmdRef\)](#)
- path filtering [527\(CmdRef\)](#)
- path names [14\(DebugRef\)](#)
- path separator [12\(DebugRef\)](#)
- pathnames
 - using wildcards for long names (Find) [445\(UG\)](#)
- paths
 - crossprobing [457\(UG\)](#)
 - expanding hierarchically from pins and ports [537\(CmdRef\)](#)
 - tracing between objects [469\(UG\)](#)
 - tracing from net [405\(UG\)](#), [467\(UG\)](#)
 - tracing from pin [403\(UG\)](#), [466\(UG\)](#)
- paths (Physical Analyst)
 - tracing between objects [1103\(UG\)](#)
 - tracing from net [1101\(UG\)](#)
 - tracing from pin [1098\(UG\)](#)
- pattern matching
 - Find command (Tcl) [238\(UG\)](#)
- pattern searching [195\(UG\)](#)
- pd_strategy property, UPF [1237\(UG\)](#)
- PDF
 - cutting from [83\(UG\)](#)
- percentage of design to optimize for timing
 - Lattice [701\(Ref\)](#)
- performance summary, timing report [208\(Ref\)](#)
- Physical Analyst
 - analyzing netlists [1097\(UG\)](#)
 - command summary [664\(CmdRef\)](#)
 - context window [1064\(UG\)](#)
 - control panel [1061\(UG\)](#), [441\(Ref\)](#), [442\(Ref\)](#)
 - cross probing [660\(CmdRef\)](#)
 - crossprobing from text files [1092\(UG\)](#)
 - crossprobing RTL view [1094\(UG\)](#)
 - crossprobing to Technology view [1095\(UG\)](#)
 - device view [444\(Ref\)](#)
 - displaying instances [1067\(UG\)](#)
 - Enhanced Instance Display [661\(CmdRef\)](#)
 - identifying encrypted IP objects [1088\(UG\)](#)
 - input files [442\(Ref\)](#)
 - instance commands [666\(CmdRef\)](#)
 - net commands [668\(CmdRef\)](#)
 - opening [1060\(UG\)](#)
 - overlapping objects [1074\(UG\)](#)
 - properties [1076\(UG\)](#), [669\(CmdRef\)](#)
 - routing nets [442\(Ref\)](#)
 - using Block Inputs Map [1111\(UG\)](#)
 - using Block Utilization Map [1110\(UG\)](#)
 - using implementation maps [1104\(UG\)](#)
 - using Routing Congestion map [1108\(UG\)](#)
 - using Slack Map [1112\(UG\)](#)
- Physical Analyst view
 - adding markers [1087\(UG\)](#)

- Configure Enhanced Instance Display command [659\(CmdRef\)](#)
- critical paths [514\(UG\)](#)
- Cross Probing command [659\(CmdRef\)](#)
- crossprobing [1090\(UG\)](#)
- displaying net signal flow [1073\(UG\)](#)
- Expand commands [1098\(UG\)](#)
- filter command [659\(CmdRef\)](#)
- filtering [1097\(UG\)](#)
- Find command [671\(CmdRef\)](#)
- finding objects [1081\(UG\)](#), [671\(CmdRef\)](#)
- Go to Location command [1085\(UG\)](#), [660\(CmdRef\)](#)
- instance properties [669\(CmdRef\)](#)
- net properties [670\(CmdRef\)](#)
- Physical Analyst Properties command [659\(CmdRef\)](#)
- selecting objects [1073\(UG\)](#)
- Selection Transcription command [659\(CmdRef\)](#)
- Show Critical Path command [659\(CmdRef\)](#)
- tool tips (Physical Analyst) [1079\(UG\)](#)
- unfilter command [659\(CmdRef\)](#), [665\(CmdRef\)](#)
- using markers [1086\(UG\)](#)
- zoom selected objects [1062\(UG\)](#)
- physical constraints
 - design-plan based logic synthesis [39\(UG\)](#)
 - translating QSF constraints [162\(Ref\)](#), [124\(CmdRef\)](#)
 - Xilinx output file (Legacy) [280\(UG\)](#)
- physical constraints (Design Planner - Intel)
 - Intel guidelines [1040\(UG\)](#)
- physical constraints (Design Planner -Xilinx)
 - Xilinx guidelines [1049\(UG\)](#)
- physical coordinates
 - marking [1086\(UG\)](#)
- physical optimization
 - description [24\(Ref\)](#)
- physical synthesis
 - translating QSF constraints [124\(CmdRef\)](#)
- physical synthesis netlist file (.srp) [536\(CmdRef\)](#)
- PICs [730\(Ref\)](#)
- pin assignment (Design Planner) [1021\(UG\)](#)
 - assigning clock pins [1024\(UG\)](#)
 - crossprobing [1029\(UG\)](#)
 - temporary assigns [1026\(UG\)](#)
- pin assignment tool (Design Planner) [1017\(UG\)](#)
- pin assignments (Design Planner)
 - temporary [1026\(UG\)](#)
- pin location constraints
 - QSF [162\(Ref\)](#)
- pin locations
 - forward annotating [365\(AttrRef\)](#)
 - Lattice [81\(AttrRef\)](#)
 - Microsemi [35\(AttrRef\)](#)
 - specifying (Xilinx) [857\(Ref\)](#), [889\(Ref\)](#)
- pin names, displaying [465\(UG\)](#)
- pins
 - displaying
 - on transparent instances [116\(Ref\)](#)
 - displaying names [568\(CmdRef\)](#)
 - displaying on technology-specific primitives [117\(Ref\)](#)
 - displaying on transparent instances [543\(CmdRef\)](#)
 - expanding hierarchically from [537\(CmdRef\)](#)
 - expanding logic from [403\(UG\)](#), [466\(UG\)](#), [1098\(UG\)](#)
 - expanding paths between [537\(CmdRef\)](#)
 - isolating paths from [143\(Ref\)](#), [543\(CmdRef\)](#)
 - maximum on schematic sheet [573\(CmdRef\)](#)
 - properties [352\(UG\)](#), [422\(UG\)](#)
- pipelining
 - adding attribute [569\(UG\)](#)
 - definition [567\(UG\)](#)
 - multipliers [568\(UG\)](#)
 - option [97\(Ref\)](#)
 - prerequisites [567\(UG\)](#)
 - syn_pipeline attribute [453\(AttrRef\)](#)
 - whole design [568\(UG\)](#)
- pipelining (Lattice) [723\(Ref\)](#)
- pipelining (Xilinx) [907\(Ref\)](#)
- Pipelining option, Project view [97\(Ref\)](#)
- Place & Route

- creating a new options file for Xilinx
607(CmdRef)
- place & route
 - run from the synthesis tool 605(CmdRef)
- Place & Route options file 606(CmdRef)
 - adding for Xilinx 606(CmdRef)
- place & route options file
 - specifying 606(CmdRef)
- place & route timing correlation tab
517(CmdRef)
- place and route
 - black boxes 312(UG)
- Place and Route constraint file
(Microsemi) 810(Ref)
- Place and Route panel
 - Implementation Options dialog box
476(CmdRef)
- place and route tcl commands
 - job 96(CmdRef)
- place-and-route
 - customizing Vivado option file 1141(UG)
- Platform Designer 738(UG)
- PLL constraints 528(Ref)
- PLLs
 - defining clocks (Legacy) 269(UG)
- pointers, mouse
 - cross-hairs 76(Ref)
 - push/pop arrows 130(Ref)
 - zoom 410(CmdRef)
- popping up design hierarchy 127(Ref)
- popup menus
 - floating toolbar 78(Ref)
 - FSM Viewer 588(CmdRef)
 - Hierarchy Browser 619(CmdRef)
 - Log Watch window
57(Ref), 58(Ref), 585(CmdRef)
 - Log Watch window positioning 57(Ref)
 - Project view 591(CmdRef)
 - RTL view 619(CmdRef), 10(DebugRef)
 - Tcl window
60(Ref), 585(CmdRef), 9(DebugRef)
 - Technology view
619(CmdRef), 10(DebugRef)
- port context 187(UG)
- port mismatches
 - black boxes in synthesized netlist
313(UG)
- port placement 777(AttrRef)
- ports
 - displaying names 568(CmdRef)
 - expanding hierarchically from
537(CmdRef)
 - expanding paths between 537(CmdRef)
 - false path constraint 236(UG)
 - false path constraint (Legacy) 274(UG)
 - finding by name 396(CmdRef)
 - isolating paths from 543(CmdRef)
 - properties 352(UG), 422(UG)
 - selecting all in schematic 545(CmdRef)
- ports (VHDL) 212(HDLRef)
- Ports command
 - schematic 545(CmdRef)
 - sheet 545(CmdRef)
- ports connections (SystemVerilog)
175(HDLRef)
- POS
 - interface 325(CmdRef)
- POS interface
 - using 232(UG)
- post place and route resynthesis
1167(UG)
 - Intel 1167(UG)
 - Xilinx 1171(UG)
- post_route.dcp file 1148(UG)
- post-compile instrumentation
26(DebugUG)
- post-synthesis constraints with adc
494(UG)
- post-synthesis simulation 513(Ref)
- post-synthesis simulation, Xilinx 939(Ref)
- power domains
 - selective corruption 1233(UG)
- power domains, UPF 1213(UG)
- power_domain property, UPF 1237(UG)
- pragma translate_off directive 99(AttrRef)
- pragma translate_on directive 99(AttrRef)
- precedence of constraint files 150(Ref)
- pre-configured triggers 103(DebugUG)
- predefined enumeration types (VHDL)
205(HDLRef)
- predefined functions
 - VHDL 2008 337(HDLRef)

- predefined packages (VHDL) [217\(HDLRef\)](#)
- preferences
 - crossprobing to place-and-route file [430\(UG\)](#)
 - displaying Hierarchy Browser [430\(UG\)](#)
 - displaying labels [431\(UG\)](#)
 - HDL Analyst tool [124\(Ref\)](#)
 - project file display [553\(CmdRef\)](#)
 - RTL and Technology views [430\(UG\)](#)
 - sheet size (UI) [430\(UG\)](#)
- Preferences command
 - Design Planner tools menu [640\(CmdRef\)](#)
- Preferences dialog box
 - Design Planner [640\(CmdRef\)](#)
- Preferred License Selection command [581\(CmdRef\)](#), [59\(DebugRef\)](#)
- prefixes
 - Timing Analyzer points [528\(CmdRef\)](#)
- PREP benchmarks
 - Verilog [101\(HDLRef\)](#)
 - VHDL [322\(HDLRef\)](#)
- prepared components
 - Intel VHDL [554\(Ref\)](#)
- preserving region resources
 - Design Plan Editor view [1032\(UG\)](#)
- Previous bookmark command [397\(CmdRef\)](#)
- Previous Error/Warning command [494\(CmdRef\)](#)
- Previous Sheet command [411\(CmdRef\)](#)
- primitive instances [112\(Ref\)](#)
- primitives
 - dividing [188\(CmdRef\)](#)
 - initial values [544\(UG\)](#)
 - internal logic, displaying [569\(CmdRef\)](#)
 - pin name display [465\(UG\)](#)
 - pin names in Technology view [117\(Ref\)](#)
 - pushing into with mouse stroke [373\(UG\)](#), [435\(UG\)](#)
 - viewing internal hierarchy [462\(UG\)](#)
- primitives (Synplify Elite)
 - breaking up large [1051\(UG\)](#)
- primitives, Verilog [17\(HDLRef\)](#)
- Print command [390\(CmdRef\)](#), [8\(DebugRef\)](#)
- Print Setup command [390\(CmdRef\)](#), [8\(DebugRef\)](#)
- printing
 - view [390\(CmdRef\)](#)
- printing image
 - Create Image command [390\(CmdRef\)](#), [8\(DebugRef\)](#)
- priority encoding [95\(AttrRef\)](#)

- private key [661\(UG\)](#)
- prj file [31\(UG\)](#), [185\(Ref\)](#)
- probes
 - adding in source code [600\(UG\)](#)
 - definition [600\(UG\)](#)
 - inserting [475\(AttrRef\)](#)
 - retiming [577\(UG\)](#)
- process keyword (VHDL) [227\(HDLRef\)](#)
- process template (VHDL)
 - modeling combinational logic [227\(HDLRef\)](#)
- process template, VHDL [260\(HDLRef\)](#)
- Process View [52\(Ref\)](#)
- processes, VHDL [257\(HDLRef\)](#)
- process-level hierarchy [1051\(UG\)](#)
- Product of Sums
 - See POS
- Product of Sums interface. See POS interface
- program_terminate command [109\(CmdRef\)](#)
- program_version command [110\(CmdRef\)](#)
- project command [58\(DebugRef\)](#)
 - archiving projects [198\(UG\)](#)
 - copying projects [207\(UG\)](#)
 - CPLDs (Xilinx) [928\(Ref\)](#)
 - Intel file formats [596\(Ref\)](#)
 - Spartan (Xilinx) [924\(Ref\)](#)
 - unarchiving projects [203\(UG\)](#)
 - Virtex (Xilinx) [924\(Ref\)](#)
 - XC4000 (Xilinx) [924\(Ref\)](#)
- project file hierarchy [123\(UG\)](#)
- project files [49\(DebugUG\)](#)
 - adding files [116\(UG\)](#)
 - adding source files [112\(UG\)](#)
 - batch mode [786\(UG\)](#)
 - creating [112\(UG\)](#)
 - definition [112\(UG\)](#)
 - deleting files from [116\(UG\)](#)
 - opening [116\(UG\)](#)
 - organization into folders [553\(CmdRef\)](#)
 - replacing files in [116\(UG\)](#)
 - updating include paths [121\(UG\)](#)
 - VHDL library [114\(UG\)](#)
- project files (.prj) [31\(UG\)](#), [185\(Ref\)](#)
- Project Files view [41\(Ref\)](#)
- Project menu [417\(CmdRef\)](#)
 - commands [417\(CmdRef\)](#)
- Project Options command [595\(CmdRef\)](#)
- project results
 - Implementation Directory [51\(Ref\)](#)
 - Process View [52\(Ref\)](#)
 - Project Status View [43\(Ref\)](#)
- Project Results View [43\(Ref\)](#)
- project status report
 - remote access [305\(UG\)](#)
- Project Status View [43\(Ref\)](#)
- project Tcl command [111\(CmdRef\)](#)
- Project toolbar [79\(Ref\)](#)
- Project view [36\(Ref\)](#)
 - buttons and options [94\(Ref\)](#)
 - display settings [553\(CmdRef\)](#)
 - options [94\(Ref\)](#)
 - popup menu [591\(CmdRef\)](#)
 - setting up [551\(CmdRef\)](#)
 - Synplify Premier/DP [36\(Ref\)](#)
 - Synplify Pro [36\(Ref\)](#)
 - Synplify tool [36\(Ref\)](#)
- Project View Options command [546\(CmdRef\)](#)
- Project window [36\(Ref\)](#)
- project_data Tcl command [120\(CmdRef\)](#)
- project_file Tcl command [121\(CmdRef\)](#)
- project_folder
 - Tcl command [123\(CmdRef\)](#)
- project_name_cck.rpt file [220\(Ref\)](#)
- projects
 - adding files [420\(CmdRef\)](#)
 - archiving [198\(UG\)](#)
 - closing [391\(CmdRef\)](#)
 - copying [207\(UG\)](#)
 - creating (Build Project) [390\(CmdRef\)](#)
 - creating (New) [391\(CmdRef\)](#)
 - creating new [58\(DebugRef\)](#)
 - displaying multiple [554\(CmdRef\)](#)
 - files after importing from Quartus [731\(UG\)](#)
 - importing [58\(DebugRef\)](#)
 - importing from Quartus [727\(UG\)](#)
 - instrumenting [49\(DebugUG\)](#)
 - opening [390\(CmdRef\)](#), [58\(DebugRef\)](#)
 - restoring archives [203\(UG\)](#)

Promote Global Buffer Threshold
(Microsemi) [797\(Ref\)](#)

properties

copying and pasting (Physical Analyst)
[1080\(UG\)](#)

displaying with tooltip [352\(UG\)](#), [422\(UG\)](#)
encrypted IP cells (Physical Analyst)
[1088\(UG\)](#)

find command [222\(CmdRef\)](#)

finding objects with Tcl find -filter
[239\(UG\)](#)

orig_inst_of [425\(UG\)](#)

Physical Analyst [669\(CmdRef\)](#)

project [120\(CmdRef\)](#)

reporting for collections [253\(UG\)](#)

viewing for individual objects
[352\(UG\)](#), [422\(UG\)](#)

Properties command

Design Planner [635\(CmdRef\)](#)

instances in Physical Analyst
[669\(CmdRef\)](#)

nets in Physical Analyst [670\(CmdRef\)](#)

View menu

Synplify Apex Design Planner
[634\(CmdRef\)](#)

prototypes

fast turnaround [1205\(UG\)](#)

initial [1203\(UG\)](#)

optimizing timing [1206\(UG\)](#)

QoR [1206\(UG\)](#)

prototyping

converting ASIC designs [1198\(UG\)](#)

guidelines [1199\(UG\)](#)

using hyper source threading [686\(UG\)](#)

prototyping options

public key

pulsewidth mode

complex counter [52\(DebugRef\)](#)

Push Tristates

Verilog panel [458\(CmdRef\)](#)

Push/Pop Hierarchy command

[411\(CmdRef\)](#)

Push/Pop mode

HDL Analyst [434\(UG\)](#)

keyboard shortcut [436\(UG\)](#)

using [372\(UG\)](#), [373\(UG\)](#), [434\(UG\)](#), [436\(UG\)](#)

push/pop mode, HDL Analyst tool
[127\(Ref\)](#)

pwd command [59\(DebugRef\)](#)

Q

QoR

prototypes [1206\(UG\)](#)

qout

out std_logic_vector (7 [675\(AttrRef\)](#))

qsf

importing [728\(UG\)](#)

translating I/O constraints [277\(UG\)](#)

QSF constraints

example [163\(Ref\)](#)

qsf file

translated files for synthesis [731\(UG\)](#)

qsf2sdc

syntax [124\(CmdRef\)](#)

translating constraints [277\(UG\)](#)

qsf2syn utility

syntax [125\(CmdRef\)](#)

qsf2syn.log file

Qsys

qualified sampling

[116\(DebugUG\)](#), [20\(DebugRef\)](#)

Quartus

batch mode [1124\(UG\)](#)

converting constraints to sdc
[162\(Ref\)](#), [124\(CmdRef\)](#)

edif and vqm file names [621\(Ref\)](#)

imported settings and constraints
[732\(UG\)](#)

importing design with Megacore IP
[733\(UG\)](#)

importing design with megafunctions
[734\(UG\)](#)

importing LPMs [734\(UG\)](#)

importing megafunctions [734\(UG\)](#)

importing projects from [727\(UG\)](#)

importing projects from, qsf2syn syntax
[125\(CmdRef\)](#)

incremental flows [1125\(UG\)](#)

integrated flow [1122\(UG\)](#)

interactive flow [1123\(UG\)](#)

library versions [524\(Ref\)](#)

qsf2sdc utility. See qsf2sdc
[162\(Ref\)](#), [124\(CmdRef\)](#)

supported constraints for import
[732\(UG\)](#)

- supported project settings for import [732\(UG\)](#)
- synthesis project files [731\(UG\)](#)
- Quartus Fast Fit flow [1126\(UG\)](#)
- Quartus II Incremental Compilation flow [1127\(UG\)](#)
- Quartus II Incremental Synthesis running [1127\(UG\)](#)
- Quartus incremental compilation flow [1125\(UG\)](#)
- Quartus megafunctions
 - pad cell insertion [529\(Ref\)](#)
- Quartus Prime [1122\(UG\)](#)
- QUARTUS_ROOTDIR variable
 - inferring Clearbox megafunctions [700\(UG\)](#), [738\(UG\)](#)
 - instantiating Clearbox [703\(UG\)](#)
- question mark wildcard, Find command [387\(UG\)](#), [446\(UG\)](#)
- quitting a synthesis run [498\(CmdRef\)](#)

R

- radiation effects. *See* high reliability
- radix
 - sampled data [106\(DebugUG\)](#)
- RAM
 - byte-wide write enable RAM (Intel) [532\(Ref\)](#)
 - local TMR [956\(UG\)](#)
 - MMI file [541\(UG\)](#)
 - UPF retention strategy [1229\(UG\)](#)
- RAM implementations
 - Microsemi [762\(Ref\)](#)
- RAM inference [233\(Ref\)](#)
 - Arria [530\(Ref\)](#)
 - Cyclone [530\(Ref\)](#)
 - Intel Stratix [530\(Ref\)](#)
 - using attributes [235\(Ref\)](#)
- RAM inference (Intel) [530\(Ref\)](#)
- RAM mapping
 - Intel Stratix [531\(Ref\)](#)
- RAM MMI file
 - syn_ram_write_mem attribute [493\(AttrRef\)](#)
- RAM resources [20\(DebugRef\)](#)

- RAM with control signals examples [262\(Ref\)](#)
- ram_block primitive
 - Clearbox [698\(UG\)](#)
- RAMs [536\(UG\)](#)
 - compiling with SYNCORE [341\(Ref\)](#)
 - ECC [957\(UG\)](#)
 - implementation styles [497\(AttrRef\)](#)
 - inferring block RAM [237\(Ref\)](#)
 - initial values (Verilog) [294\(Ref\)](#)
 - initializing [536\(UG\)](#)
 - initializing values (Xilinx) [878\(Ref\)](#)
 - mapping LUTRAMs [256\(Ref\)](#)
 - multi-port, Xilinx [847\(Ref\)](#)
 - SYNCORE [341\(Ref\)](#)
 - SYNCORE, byte-enable [364\(Ref\)](#)
 - technology support [502\(AttrRef\)](#)
 - TMR [956\(UG\)](#)
- RAMs, inferring
 - advantages [232\(Ref\)](#)
- recent projects, opening [391\(CmdRef\)](#)
- recording command [133\(CmdRef\)](#)
- records
 - partially instrumented [33\(DebugUG\)](#)
- Redo command [396\(CmdRef\)](#), [13\(DebugRef\)](#)
- reference manual, role in document set [21\(Ref\)](#)
- Refresh command [585\(CmdRef\)](#)
- region clock buffers (BUFR) [896\(Ref\)](#)
- Region Properties dialog box [635\(CmdRef\)](#)
- regions
 - assigning critical paths [39\(CmdRef\)](#)
 - creating [48\(CmdRef\)](#)
 - retiming [578\(UG\)](#)
- regions (Design Planner)
 - preserving logic and memory resources [1032\(UG\)](#)
 - replicating logic manually
 - replicating instances (Design Planner) [1037\(UG\)](#)
- regions, naming [635\(CmdRef\)](#)
- register balancing. *See* retiming
- register constraints, setting (Legacy) [264\(UG\)](#)
- register inference (Xilinx) [849\(Ref\)](#)

- Register Naming Guidelines for Local TMR [937\(UG\)](#)
- register packing
 - See also `syn_useioff` attribute [886\(Ref\)](#)
 - Intel [607\(Ref\)](#)
 - `syn_useioff` attribute, Intel [717\(AttrRef\)](#)
 - Xilinx [886\(Ref\)](#)
- registers
 - boundary scan [84\(DebugUG\)](#)
 - DDR (Xilinx) [851\(Ref\)](#)
 - false path constraint [236\(UG\)](#)
 - false path constraint (Legacy) [274\(UG\)](#)
 - inferring clock enables (Xilinx) [849\(Ref\)](#)
 - INIT value [884\(Ref\)](#)
 - preserving with `syn_preserve` [459\(AttrRef\)](#)
 - UPF retention strategy [1226\(UG\)](#)
- registers (VHDL) [259\(HDLRef\)](#)
- Registers panel
 - using SCOPE [221\(UG\)](#)
- Registers panel, SCOPE [301\(CmdRef\)](#)
- regular expressions
 - Tcl find command [216\(CmdRef\)](#)
- relational operators
 - VHDL 2008 [331\(HDLRef\)](#)
- relative location
 - `alsloc` (Microsemi) [31\(AttrRef\)](#)
 - `xc_map` (Xilinx) [781\(AttrRef\)](#)
 - `xc_rloc` [797\(AttrRef\)](#)
 - `xc_uset` [817\(AttrRef\)](#)
- relative placement. See RLOCs
- relative position, Xilinx components [866\(Ref\)](#)
- Reload command [619\(CmdRef\)](#)
- remote access
 - status reports [305\(UG\)](#)
- Remove Files From Project command [417\(CmdRef\)](#)
- Remove Implementation command [593\(CmdRef\)](#)
- `remove_from_collection` command [282\(CmdRef\)](#)
- removing
 - bookmark (Text Editor) [66\(Ref\)](#)
 - window (view) [78\(Ref\)](#)
- Replace command
 - Text Editor [397\(CmdRef\)](#)
- replacing
 - text [407\(CmdRef\)](#)
- Replicated Assignments dialog box [640\(CmdRef\)](#)
- replication
 - controlling [587\(UG\)](#)
 - disabling [569\(AttrRef\)](#)
 - Intel [578\(Ref\)](#)
- `report_clocks` command [134\(CmdRef\)](#)
- `report_messages` command [136\(CmdRef\)](#)
- reports
 - constraint checking (cck.rpt) [220\(Ref\)](#)
 - gated clock conversion [852\(UG\)](#)
 - hierarchical area report [217\(Ref\)](#)
 - resource usage (Xilinx) [930\(Ref\)](#)
 - resource usage, Intel [612\(Ref\)](#)
 - resource usage, Lattice [726\(Ref\)](#)
 - shift registers, Intel [547\(UG\)](#)
 - timing report (.ta file) [512\(CmdRef\)](#)
- reports (Lattice) [726\(Ref\)](#)
- `reset_path` timing constraint [341\(CmdRef\)](#)
- resets
 - packing in Intel DSP blocks [552\(Ref\)](#)
 - Verilog [90\(HDLRef\)](#)
 - VHDL [270\(HDLRef\)](#)
 - detecting problems [279\(HDLRef\)](#)
- Resolve Multiple Drivers option [181\(CmdRef\)](#)
- Resolve Selection dialog box [675\(CmdRef\)](#)
- resolving conflicting timing constraints [330\(CmdRef\)](#)
- Resource Center
 - See Technical Resource Center
- resource library (VHDL), creating [219\(HDLRef\)](#)
- resource sharing [738\(Ref\)](#)
 - optimization technique [563\(UG\)](#)
 - overriding option with `syn_sharing` [590\(UG\)](#)
- Resource Sharing option [443\(CmdRef\)](#)
- results example [590\(UG\)](#)
- `syn_sharing` directive [617\(AttrRef\)](#)
- using [589\(UG\)](#)
- VHDL [238\(HDLRef\)](#)
- Resource Sharing option, Project view [96\(Ref\)](#)

- resource usage [311\(UG\)](#)
- resource usage report, log file [205\(Ref\)](#)
- resource utilization. *See* resource usage
- resourceUsage61 [931\(Ref\)](#)
- restrictions
 - instrumenting buffers [29\(DebugUG\)](#)
- resynthesis
 - compile points [633\(UG\)](#)
 - forcing with Resynthesize All [633\(UG\)](#)
 - forcing with Update Compile Point Timing Data [633\(UG\)](#)
- Resynthesize All command [491\(CmdRef\)](#)
- retention
 - RAMs [1228\(UG\)](#)
- retention power strategy [1225\(UG\)](#)
- retiming
 - effect on attributes and constraints [575\(UG\)](#)
 - example [573\(UG\)](#)
 - overview [571\(UG\)](#)
 - probes [577\(UG\)](#)
 - regions [578\(UG\)](#)
 - report [574\(UG\)](#)
 - report, log file [206\(Ref\)](#)
 - simulation behavior [576\(UG\)](#)
 - syn_allow_retiming attribute [103\(AttrRef\)](#)
- retiming (Lattice) [724\(Ref\)](#)
- retiming (Microsemi) [799\(Ref\)](#)
- retiming (Xilinx) [907\(Ref\)](#)
- Retiming option, Project view [97\(Ref\)](#)
- return codes [787\(UG\)](#)
- RLOC_ORIGINS
 - specifying [903\(Ref\)](#)
- RLOCs [866\(Ref\)](#), [901\(Ref\)](#), [903\(Ref\)](#)
 - specifying with synthesis attribute [866\(Ref\)](#), [903\(Ref\)](#)
 - specifying with xc attributes [901\(Ref\)](#)
- ROM
 - block RAM mapping (Xilinx) [849\(Ref\)](#)
- ROM compiler
 - SYNCore [379\(Ref\)](#)
- ROM inference (Intel) [538\(Ref\)](#)
- ROM inference examples [304\(Ref\)](#)
- ROM initialization
 - with rom.info file [307\(Ref\)](#)
 - with Verilog generate block [308\(Ref\)](#)
- rom.info file [436\(UG\)](#), [304\(Ref\)](#)
- ROMs
 - Intel implementations [538\(Ref\)](#)
 - pipelining [567\(UG\)](#)
 - SYNCore [381\(Ref\)](#)
 - viewing data table [436\(UG\)](#)
- routability synthesis
 - using [606\(UG\)](#)
- Routing Congestion map
 - Physical Analyst [1108\(UG\)](#)
- routing nets (Physical Analyst) [442\(Ref\)](#)
- RTL
 - netlist editing [1185\(UG\)](#)
- RTL static analysis
 - using SpyGlass linting [103\(UG\)](#)
- RTL view [100\(Ref\)](#)
 - See also* HDL Analyst
 - analyzing clock trees [485\(UG\)](#)
 - continue on error [333\(UG\)](#)
 - crossprobing collection objects [248\(UG\)](#)
 - crossprobing description [454\(UG\)](#)
 - crossprobing from [455\(UG\)](#)
 - crossprobing from Text Editor [456\(UG\)](#)
 - defined [420\(UG\)](#)
 - description [419\(UG\)](#)
 - displaying [81\(Ref\)](#), [104\(CmdRef\)](#)
 - file (.srs) [197\(Ref\)](#)
 - filtering [401\(UG\)](#), [464\(UG\)](#)
 - finding objects with Find [443\(UG\)](#)
 - finding objects with Hierarchy Browser [377\(UG\)](#), [441\(UG\)](#)
 - flattening hierarchy [413\(UG\)](#), [471\(UG\)](#)
 - highlighting collections [253\(UG\)](#)
 - opening [349\(UG\)](#), [421\(UG\)](#)
 - opening hierarchical view [536\(CmdRef\)](#)
 - popup menu [619\(CmdRef\)](#), [10\(DebugRef\)](#)
 - popup menu commands [619\(CmdRef\)](#)
 - primitives
 - Verilog [93\(HDLRef\)](#)
 - VHDL [271\(HDLRef\)](#)
 - selecting/deselecting objects [427\(UG\)](#)
 - sequential shift components [546\(UG\)](#)
 - setting preferences [430\(UG\)](#)
 - state machine implementation [595\(UG\)](#)
 - traversing hierarchy [433\(UG\)](#)
- RTL views
 - hierarchical projects [193\(UG\)](#)

- hierarchical subprojects [175\(UG\)](#)
- rules
 - library and package, VHDL [219\(HDLRef\)](#)
- Run All Implementations command [494\(CmdRef\)](#)
- Run Background Compile command [547\(CmdRef\)](#)
- run command
 - [102\(DebugUG\)](#), [60\(DebugRef\)](#), [15\(DebugRef\)](#)
- Run Foreground Compile command [547\(CmdRef\)](#)
- Run menu [491\(CmdRef\)](#), [638\(CmdRef\)](#)
- Run Tcl Script command [494\(CmdRef\)](#)
- run_vivado.tcl
 - See also Vivado, options file
- run_vivado.tcl file [1141\(UG\)](#)
- running P&R
 - license release (synthesis) [1120\(UG\)](#)
- running place & route [605\(CmdRef\)](#)
- runtime
 - continue on error [330\(UG\)](#)

S

- safe case [945\(UG\)](#)
- Safe Case FSMs [986\(UG\)](#)
- Safe Encoding FSMs [987\(UG\)](#)
- safe FSM [943\(UG\)](#)
 - using Hamming Distance 3 [950\(UG\)](#)
 - using safe case [945\(UG\)](#)
- sample buffer [106\(DebugUG\)](#)
 - trigger position [105\(DebugUG\)](#)
- sample clock [973\(UG\)](#), [21\(DebugRef\)](#)
- sample data [92\(DebugRef\)](#)
- sample modes [116\(DebugUG\)](#)
- sampled data
 - changing radix [106\(DebugUG\)](#)
 - compressing
 - [52\(DebugUG\)](#), [104\(DebugUG\)](#), [117\(DebugUG\)](#)
 - display controls [106\(DebugUG\)](#)
 - masking [104\(DebugUG\)](#)
- sampling
 - in folded hierarchy [35\(DebugUG\)](#)
 - qualified [20\(DebugRef\)](#)
- sampling block [24\(DebugRef\)](#)
- sampling signals
 - [28\(DebugUG\)](#), [29\(DebugUG\)](#), [35\(DebugUG\)](#), [38\(DebugUG\)](#), [40\(DebugUG\)](#), [43\(DebugUG\)](#), [10\(DebugRef\)](#), [19\(DebugRef\)](#)
- sar file
 - Archive Project command [427\(CmdRef\)](#)
- Save All command
 - [390\(CmdRef\)](#), [8\(DebugRef\)](#)
- Save As command [390\(CmdRef\)](#)
- Save command [390\(CmdRef\)](#)
- scalable adder, creating (Verilog) [79\(HDLRef\)](#)
- scalable architecture, using (VHDL) [312\(HDLRef\)](#)
- scalable designs (VHDL) [310\(HDLRef\)](#)
- scaling by overriding parameter value, Verilog
 - with # [79\(HDLRef\)](#)
 - with defparam [79\(HDLRef\)](#)
- scan chains
 - Intel DSP blocks [543\(Ref\)](#)
- schematic objects
 - crossprobing [120\(Ref\)](#)
 - definition [110\(Ref\)](#)
 - displaying compactly [569\(CmdRef\)](#)
 - dissolving [132\(Ref\)](#)
 - expanding paths between [537\(CmdRef\)](#)
 - filtering [539\(CmdRef\)](#)
 - finding [118\(Ref\)](#)
 - making transparent [132\(Ref\)](#)
 - status bar information [110\(Ref\)](#)
 - unselecting all [545\(CmdRef\)](#)
- Schematic Options [380\(UG\)](#)
- schematic sheets [124\(Ref\)](#)
 - hierarchical (definition) [124\(Ref\)](#)
 - navigating among [124\(Ref\)](#)
 - setting size [124\(Ref\)](#)
- schematics
 - configuring amount of logic on a sheet [124\(Ref\)](#)
 - crossprobing [120\(Ref\)](#)
 - displaying labels [568\(CmdRef\)](#)
 - filtered [107\(Ref\)](#)
 - filtering commands [135\(Ref\)](#)

- flattening [539\(CmdRef\)](#)
- flattening compared with filtering [139\(Ref\)](#)
- flattening selectively [138\(Ref\)](#)
- hierarchical (definition) [124\(Ref\)](#)
- multiple-sheet [124\(Ref\)](#)
- multiple-sheet. *See also* schematic sheets
- multisheet. *See* multisheet schematics
- navigating sheets [410\(CmdRef\)](#)
- object information [110\(Ref\)](#)
- opening hierarchical RTL [536\(CmdRef\)](#)
- page size [430\(UG\)](#)
- partitioning into sheets [124\(Ref\)](#)
- selecting/deselecting objects [359\(UG\)](#), [427\(UG\)](#)
- sheet connectors [111\(Ref\)](#), [569\(CmdRef\)](#)
- sheets
 - navigating among [124\(Ref\)](#)
 - size, setting [124\(Ref\)](#)
- size in view, changing [100\(Ref\)](#)
- unfiltered [107\(Ref\)](#)
- unfiltering [136\(Ref\)](#)
- unselecting objects [545\(CmdRef\)](#)
- SCOPE
 - adding attributes [154\(UG\)](#)
 - adding probe insertion attribute [601\(UG\)](#)
 - assigning Xilinx pin locations [890\(Ref\)](#)
 - Attributes panel [221\(UG\)](#), [305\(CmdRef\)](#)
 - case sensitivity for Verilog designs [238\(UG\)](#)
 - clock groups [289\(CmdRef\)](#)
 - Clocks panel [220\(UG\)](#), [288\(CmdRef\)](#)
 - collections compared to Tcl script window [246\(UG\)](#)
 - Collections panel [220\(UG\)](#), [296\(CmdRef\)](#)
 - Compile Points panel [221\(UG\)](#), [308\(CmdRef\)](#)
 - creating compile-point constraint file [646\(UG\)](#)
 - defining compile points [642\(UG\)](#)
 - Delay Paths panel [221\(UG\)](#), [302\(CmdRef\)](#)
 - drag and drop [229\(UG\)](#)
 - editing operations [230\(UG\)](#)
 - for legacy sdc [154\(Ref\)](#)
 - Generated Clocks panel [220\(UG\)](#), [293\(CmdRef\)](#)
 - I/O pad type [225\(UG\)](#)
 - I/O Standards panel [221\(UG\)](#), [306\(CmdRef\)](#)
 - Inputs/Outputs panel [221\(UG\)](#), [298\(CmdRef\)](#)
 - multicycle paths [235\(UG\)](#)
 - pipelining attribute [569\(UG\)](#)
 - Registers panel [221\(UG\)](#), [301\(CmdRef\)](#)
 - setting compile point constraints [646\(UG\)](#)
 - setting constraints (FDC) [214\(UG\)](#)
 - specifying constraints [220\(UG\)](#)
 - specifying RLOCs [866\(Ref\)](#), [901\(Ref\)](#), [903\(Ref\)](#)
 - state machine attributes [533\(UG\)](#)
 - TCL View [221\(UG\)](#), [311\(CmdRef\)](#)
- SCOPE editor
 - using [214\(UG\)](#)
- SCOPE panels
 - entering and editing constraints [220\(UG\)](#)
- SCOPE spreadsheet
 - Attributes panel [16\(AttrRef\)](#)
 - popup menu commands [584\(CmdRef\)](#)
 - starting [286\(CmdRef\)](#)
- SCOPE TCL View
 - using [226\(UG\)](#)
- SCOPE timing constraints summary [287\(CmdRef\)](#)
- sdc
 - converting from Xilinx ucf [289\(UG\)](#)
 - fdc precedence [150\(Ref\)](#)
 - SCOPE for legacy files [154\(Ref\)](#)
 - standard sdc collection commands [274\(CmdRef\)](#)
- SDC constraints
 - from Intel QSF [162\(Ref\)](#)
- sdc constraints
 - manually converting UCF [285\(UG\)](#)
- sdc file
 - difference between legacy and Synopsys standard [149\(Ref\)](#)
 - translated UCF constraint examples [166\(Ref\)](#)
- sdc2fdc utility [156\(Ref\)](#), [145\(CmdRef\)](#)
- search
 - browsing objects with the Find command [442\(UG\)](#)
 - browsing with the Hierarchy Browser [377\(UG\)](#), [441\(UG\)](#)
 - finding objects on current sheet [443\(UG\)](#)
 - setting limit for results [445\(UG\)](#)
 - setting scope [444\(UG\)](#)

- using the Find command in HDL Analyst views [443\(UG\)](#)
- search in Analyst
 - browsing objects with the Find command [382\(UG\)](#)
- Search SolvNet
 - using [72\(Ref\)](#)
- searching [41\(DebugRef\)](#)
- searchpath command [62\(DebugRef\)](#)
- SEC_DED [291\(AttrRef\)](#)
- SEC-DED
 - double-bit error detection [950\(UG\)](#)
 - single-bit error correction [950\(UG\)](#)
- secure core flow
 - synthesis [771\(UG\)](#)
- See also* search
- Select All command [397\(CmdRef\)](#)
- Select All States command [412\(CmdRef\)](#)
- Select in Analyst command [586\(CmdRef\)](#)
- Select Net Driver command
 - current level [538\(CmdRef\)](#)
 - hierarchical [538\(CmdRef\)](#)
- Select Net Instances command
 - current level [538\(CmdRef\)](#)
 - hierarchical [538\(CmdRef\)](#)
- Select Net Instances command (Physical Analyst) [1101\(UG\)](#)
- Select Place & Route option file dialog box [606\(CmdRef\)](#)
- select RAM
 - initializing [884\(Ref\)](#)
- Selected command [412\(CmdRef\)](#)
- Selected Name Support (SNS), VHDL [241\(HDLRef\)](#)
- selecting
 - text column (Text Editor) [66\(Ref\)](#)
- selecting multiple objects using the Ctrl key [75\(Ref\)](#)
- selecting objects (Physical Analyst) [1073\(UG\)](#)
- Send Crossprobes when selecting command [1090\(UG\)](#)
- sensitivity list (VHDL) [227\(HDLRef\)](#)
- separator
 - hierarchy [14\(DebugRef\)](#)
 - path [12\(DebugRef\)](#)
- sequential elements
 - naming [383\(CmdRef\)](#)
- sequential logic
 - SystemVerilog
 - sequential logic [166\(HDLRef\)](#)
 - VHDL
 - examples [321\(HDLRef\)](#)
- sequential logic (Verilog) [86\(HDLRef\)](#)
- sequential logic (VHDL) [238\(HDLRef\)](#)
- sequential optimization, preventing with
 - syn_preserve [459\(AttrRef\)](#)
- sequential optimizations
 - disabling [582\(Ref\)](#), [585\(Ref\)](#), [167\(CmdRef\)](#)
 - disabling (Intel) [577\(Ref\)](#)
 - disabling (Xilinx) [908\(Ref\)](#)
- sequential shift components
 - Altshift_tap [545\(UG\)](#)
 - mapping [545\(UG\)](#)
 - SRL16 primitives [545\(UG\)](#)
 - Verilog [550\(UG\)](#)
 - VHDL [549\(UG\)](#)
- sequential shift components *See* shift registers
- sequential shifters
 - UPF retention strategy [1230\(UG\)](#)
- server configuration [63\(DebugRef\)](#)
- SET (single event transient) fault [903\(UG\)](#)
- set and reset signals (VHDL) [270\(HDLRef\)](#)
- set command
 - collections [254\(UG\)](#)
- Set Library command [418\(CmdRef\)](#)
- set modules command (collections) [297\(CmdRef\)](#)
- set modules_copy command (collections) [297\(CmdRef\)](#)
- Set Slack Margin command [542\(CmdRef\)](#)
- Set VHDL Library command [418\(CmdRef\)](#)
- set_case_analysis timing constraint [343\(CmdRef\)](#)
- set_clock_groups timing constraint [345\(CmdRef\)](#)
- set_clock_latency timing constraint [352\(CmdRef\)](#)

- set_clock_route_delay timing constraint [354\(CmdRef\)](#)
- set_clock_uncertainty timing constraint [355\(CmdRef\)](#)
- set_datapathonly_delay timing constraint [357\(CmdRef\)](#)
- set_false_path timing constraint [360\(CmdRef\)](#)
- set_hierarchy_separator command [383\(CmdRef\)](#)
- set_input_delay timing constraint [363\(CmdRef\)](#)
- set_isolation Tcl command [698\(CmdRef\)](#)
- set_isolation_control Tcl command [702\(CmdRef\)](#)
- set_max_delay timing constraint [366\(CmdRef\)](#)
- set_max_skew [372\(CmdRef\)](#)
- set_min_delay constraint [369\(CmdRef\)](#)
- set_multicycle_path timing constraint [374\(CmdRef\)](#)
- set_option
 - Resolve Multiple Drivers [181\(CmdRef\)](#)
- set_option command [134\(UG\)](#)
 - Intel description [591\(Ref\)](#)
 - Intel MAX device syntax [590\(Ref\)](#)
 - Intel MAX II and APEX device syntax [587\(Ref\)](#)
 - Intel MAX II and APEX synthesis syntax [587\(Ref\)](#)
 - Intel MAX synthesis syntax [590\(Ref\)](#)
 - Intel Stratix, Cyclone, and Arria device syntax [583\(Ref\)](#)
 - Intel Stratix, Cyclone, and Arria synthesis syntax [584\(Ref\)](#)
- set_option Tcl command [147\(CmdRef\)](#)
- set_output_delay timing constraint [378\(CmdRef\)](#)
- set_reg_input_delay timing constraint [381\(CmdRef\)](#)
- set_reg_output_delay timing constraint [382\(CmdRef\)](#)
- set_retention Tcl command [705\(CmdRef\)](#)
- set_retention_control Tcl command [707\(CmdRef\)](#)
- set_rtl_ff_names [158\(Ref\)](#)
- set_rtl_ff_names command [383\(CmdRef\)](#)
- set_scope Tcl command [708\(CmdRef\)](#)
- set/reset priority (Microsemi) [469\(AttrRef\)](#)
- sets and resets
 - VHDL [270\(HDLRef\)](#)
- sets and resets (Verilog) [90\(HDLRef\)](#)
- settings
 - cable [39\(DebugRef\)](#)
 - JTAG chain [92\(DebugUG\)](#), [48\(DebugRef\)](#)
 - reporting option [87\(CmdRef\)](#)
 - sample clock [21\(DebugRef\)](#)
 - sample depth [20\(DebugRef\)](#)
- SEU (single event upset) fault [903\(UG\)](#)
- sfp file
 - logic synthesis [39\(UG\)](#)
- sheet connectors [111\(Ref\)](#), [569\(CmdRef\)](#)
 - navigating with [429\(UG\)](#)
- sheet size
 - setting number of objects [430\(UG\)](#)
- schematic view
 - setting preferences (New Analyst) [366\(UG\)](#)
- Shift key [78\(Ref\)](#)
- shift register lookup table. *See* sequential shift components
- shift registers
 - inferring [545\(UG\)](#)
 - Intel definition [528\(Ref\)](#)
- Shift-F3 key
 - Message Viewer [317\(UG\)](#)
- shortcuts
 - keyboard
 - See* keyboard shortcuts
- Show All Hier Pins command [543\(CmdRef\)](#)
- Show All Regions command [634\(CmdRef\)](#)
- Show Cell Interior option [462\(UG\)](#)
- Show command [634\(CmdRef\)](#)
- Show Compile Points command [595\(CmdRef\)](#)
- Show Context command [543\(CmdRef\)](#)
 - different from Expand [463\(UG\)](#)
 - using [463\(UG\)](#)
- Show Critical Path command [542\(CmdRef\)](#)

- Show Replicated Assignments command [639\(CmdRef\)](#), [640\(CmdRef\)](#)
- Show Selected command [634\(CmdRef\)](#)
- Show Timing Information command [542\(CmdRef\)](#)
- sign casting [133\(HDLRef\)](#)
- signal assignments
 - Verilog, always blocks [87\(HDLRef\)](#)
 - VHDL
 - conditional [237\(HDLRef\)](#)
 - simple and selected [236\(HDLRef\)](#)
- signal assignments (VHDL) [210\(HDLRef\)](#)
 - concurrent [235\(HDLRef\)](#)
- signal flow (Physical Analyst) [1073\(UG\)](#)
 - displaying [1073\(UG\)](#)
- Signal Flow command [1073\(UG\)](#)
- signal pins (Physical Analyst)
 - displaying [1070\(UG\)](#), [442\(Ref\)](#)
- signal values
 - displaying multiple [108\(DebugUG\)](#), [109\(DebugUG\)](#)
- signals
 - disabling sampling [30\(DebugUG\)](#)
 - exporting trigger [120\(DebugUG\)](#), [27\(DebugRef\)](#)
 - folded [108\(DebugUG\)](#)
 - instance selection [36\(DebugUG\)](#)
 - listing available [10\(DebugRef\)](#), [19\(DebugRef\)](#)
 - listing instrumented [10\(DebugRef\)](#), [19\(DebugRef\)](#)
 - multiply instrumented [108\(DebugUG\)](#), [109\(DebugUG\)](#)
 - partially instrumented [109\(DebugUG\)](#)
 - sampling selection [28\(DebugUG\)](#), [29\(DebugUG\)](#), [35\(DebugUG\)](#), [38\(DebugUG\)](#), [40\(DebugUG\)](#), [43\(DebugUG\)](#), [10\(DebugRef\)](#), [19\(DebugRef\)](#)
 - status [85\(DebugRef\)](#)
 - threading with hyper source. *See* hyper source
- signals command
 - debug logic [67\(DebugRef\)](#)
- signed arithmetic (VHDL) [207\(HDLRef\)](#)
- signed functions [51\(HDLRef\)](#)
- signed multipliers (Verilog) [70\(HDLRef\)](#)
- signed signals, Verilog 2001 [40\(HDLRef\)](#), [52\(HDLRef\)](#)
- SIMBUF macro [754\(Ref\)](#)
- SIMD mode
 - using syn_dspstyle attribute [229\(AttrRef\)](#)
- simple component instantiation (VHDL) [239\(HDLRef\)](#)
- simple gates, Verilog [17\(HDLRef\)](#)
- simple signal assignments, VHDL [236\(HDLRef\)](#)
- simple triggering [23\(DebugRef\)](#)
- simulation
 - using enumerated types, VHDL [279\(HDLRef\)](#)
- simulation mismatches
 - full_case directive [80\(AttrRef\)](#)
- simulation, effect of retiming [576\(UG\)](#)
- single-port RAM examples [247\(Ref\)](#)
- single-port RAMs
 - SYNCore parameters [346\(Ref\)](#)
- site columns
 - properties (Physical Analyst) [1079\(UG\)](#)
- sites (Physical Analyst) [442\(Ref\)](#)
 - properties [1079\(UG\)](#)
- size casting [133\(HDLRef\)](#)
- sizeof_collection command [283\(CmdRef\)](#)
- slack [488\(UG\)](#)
 - cross-clock paths [214\(Ref\)](#)
 - defined [209\(Ref\)](#)
 - margin
 - definition [143\(Ref\)](#)
 - setting [142\(Ref\)](#), [542\(CmdRef\)](#)
 - setting margins [485\(UG\)](#)
 - slack margin [527\(CmdRef\)](#)
- Slack Map
 - Physical Analyst [1112\(UG\)](#)
- slack time display [482\(UG\)](#)
- slice_primitive command [1052\(UG\)](#)
- slice_primitive Tcl command [188\(CmdRef\)](#)
- Slow property [424\(UG\)](#)
- SLR (Super Logic Regions) [827\(Ref\)](#)
- SmartGuide flow [1155\(UG\)](#)
- SNS (Selected Name Support), VHDL [243\(HDLRef\)](#)

- constants [241\(HDLRef\)](#)
- demand loading [246\(HDLRef\)](#)
- functions and operators [242\(HDLRef\)](#)
- user-defined function support [244\(HDLRef\)](#)
- SoC [1195\(UG\)](#)
- SolvNet
 - search [72\(Ref\)](#)
- SolvNet Support command [576\(CmdRef\)](#)
- SOPC Builder
 - importing embedded systems [717\(UG\)](#)
- SOPC2Syn [160\(Ref\)](#), [190\(CmdRef\)](#)
- source code
 - adding pipelining attribute [569\(UG\)](#)
 - commenting with synthesis on/off [147\(UG\)](#)
 - crossprobing from Tcl window [459\(UG\)](#)
 - defining FSMs [531\(UG\)](#)
 - fixing errors [84\(UG\)](#)
 - opening automatically to crossprobe [456\(UG\)](#)
 - optimizing [562\(UG\)](#)
 - specifying RLOCs [866\(Ref\)](#), [901\(Ref\)](#), [903\(Ref\)](#)
- source command [72\(DebugRef\)](#)
- source files
 - See also* Verilog, VHDL.
 - See also* files
 - adding comments [83\(UG\)](#)
 - adding files [112\(UG\)](#)
 - adding to VHDL design library [216\(HDLRef\)](#)
 - checking [80\(UG\)](#)
 - column editing [83\(UG\)](#)
 - copying [125\(DebugUG\)](#)
 - copying examples from PDF [83\(UG\)](#)
 - creating [68\(UG\)](#), [79\(Ref\)](#)
 - crossprobing [456\(UG\)](#)
 - crossprobing to Physical Analyst [1092\(UG\)](#)
 - editing [82\(UG\)](#)
 - editing operations [82\(UG\)](#)
 - encrypting [31\(DebugRef\)](#)
 - mixed language [91\(UG\)](#)
 - specifying default encoding style [146\(UG\)](#)
 - specifying top level file for mixed language projects [92\(UG\)](#)
 - specifying top-level file [146\(UG\)](#)
- state machine attributes [533\(UG\)](#)
- using bookmarks [83\(UG\)](#)
- special characters
 - Tcl collections [252\(UG\)](#)
- spy_glass Tcl command [194\(CmdRef\)](#)
- SpyGlass tool [103\(UG\)](#)
- spy_glass Tcl command [194\(CmdRef\)](#)
- srd file [197\(Ref\)](#)
- SRL tables (Xilinx) [853\(Ref\)](#)
- SRLs *See* shift registers
- srm file [197\(Ref\)](#), [199\(Ref\)](#)
- srp file [197\(Ref\)](#), [536\(CmdRef\)](#)
- srr file [201\(Ref\)](#)
 - See* log file
 - watching selected information [56\(Ref\)](#)
- srs file [197\(Ref\)](#)
 - initial values (Verilog) [299\(Ref\)](#)
- STA [490\(UG\)](#)
- STA, generating custom timing reports [490\(UG\)](#)
- STA, using analysis design constraints (adc) [493\(UG\)](#)
- stability latches
 - ICG [872\(UG\)](#)
- Stacked Silicon Interconnect
 - Xilinx technology [827\(Ref\)](#)
- stand-alone timing analyst. *See* STA
- standard IEEE package (VHDL) [217\(HDLRef\)](#)
- standards, supported
 - Verilog [188\(Ref\)](#)
 - VHDL [187\(Ref\)](#)
- Start Design Manager command [547\(CmdRef\)](#)
- Start Floorplanner command [547\(CmdRef\)](#)
- Start ISE Project Navigator command [547\(CmdRef\)](#)
- start/end points
 - Timing Report panel, Implementation Options dialog box [449\(CmdRef\)](#)
- starting Synplify [25\(UG\)](#)
- starting Synplify Apex [25\(UG\)](#)
- starting Synplify Base [25\(UG\)](#)
- starting Synplify Elite [25\(UG\)](#)

- startup block (Xilinx) [871\(Ref\)](#)
- startup blocks
 - Xilinx [775\(AttrRef\)](#)
- state machines
 - See also* FSM Compiler, FSM Explorer, FSM viewer, FSMs.
 - See also* FSM Compiler, FSM viewer, FSMs.
- asynchronous
 - Verilog [99\(HDLRef\)](#)
 - VHDL [270\(HDLRef\)](#)
- attributes [533\(UG\)](#)
- configuring [73\(DebugRef\)](#)
- descriptions in log file [595\(UG\)](#)
- displaying in FSM viewer [545\(CmdRef\)](#)
- encoding
 - displaying [107\(Ref\)](#), [590\(CmdRef\)](#)
 - FSM Compiler [593\(UG\)](#)
 - FSM Explorer [597\(UG\)](#), [96\(Ref\)](#)
 - syn_encoding attribute
 - Verilog** [97\(HDLRef\)](#)
 - VHDL** [275\(HDLRef\)](#)
- encoding file (.fse) [194\(Ref\)](#)
- enumerated type, VHDL [278\(HDLRef\)](#)
- enumerated types [265\(AttrRef\)](#)
- extracting [633\(AttrRef\)](#), [655\(AttrRef\)](#)
- filtering states and transitions
 - [107\(Ref\)](#), [412\(CmdRef\)](#)
- implementation [595\(UG\)](#)
- operators [74\(DebugRef\)](#)
- optimization [593\(UG\)](#)
- parameter and 'define comparison
 - [532\(UG\)](#)
- state encoding, displaying [107\(Ref\)](#)
- SystemVerilog example with
 - enumerated types [128\(HDLRef\)](#)
- triggering
 - [132\(DebugUG\)](#), [48\(DebugRef\)](#), [24\(DebugRef\)](#)
- UPF retention strategy [1228\(UG\)](#)
- Verilog [97\(HDLRef\)](#), [98\(HDLRef\)](#)
- state machines (Verilog) [96\(HDLRef\)](#)
- state machines (VHDL) [274\(HDLRef\)](#)
- state values (FSM), Verilog [98\(HDLRef\)](#)
- statemachine command
 - [73\(DebugRef\)](#), [36\(DebugRef\)](#)
- state-machine triggering [23\(DebugRef\)](#)
- statemachine.info file [478\(UG\)](#)
- static casting [133\(HDLRef\)](#)
- Status Bar command
 - [409\(CmdRef\)](#), [14\(DebugRef\)](#)
- status bar information, HDL Analyst tool
 - [110\(Ref\)](#)
- status reporting [85\(DebugRef\)](#)
- status_report Tcl command [195\(CmdRef\)](#)
- std IEEE library (VHDL) [217\(HDLRef\)](#)
- std_logic_1164 IEEE package (VHDL)
 - [217\(HDLRef\)](#)
- std_logic_arith IEEE package (VHDL)
 - [217\(HDLRef\)](#)
- std_logic_signed IEEE package (VHDL)
 - [217\(HDLRef\)](#)
- std_logic_unsigned IEEE package (VHDL)
 - [217\(HDLRef\)](#)
- stop command [81\(DebugRef\)](#), [85\(DebugRef\)](#)
- stopping a synthesis run [498\(CmdRef\)](#)
- Stratix [581\(Ref\)](#)
 - companion parts [576\(Ref\)](#)
 - core voltage for Stratix III [576\(Ref\)](#)
 - device options [581\(Ref\)](#)
 - file format options [584\(Ref\)](#)
 - set_option device options [583\(Ref\)](#)
 - set_option synthesis options [584\(Ref\)](#)
- streaming operator
 - SystemVerilog [149\(HDLRef\)](#)
- structural designs, Verilog [102\(HDLRef\)](#)
- structural netlist file (.vhm) [200\(Ref\)](#)
- structural netlist file (.vm) [200\(Ref\)](#)
- Structural Verilog flow [98\(UG\)](#)
- sub-projects
 - creating [160\(UG\)](#)
 - linking updates to top level [162\(UG\)](#)
 - multiple implementations [178\(UG\)](#)
 - synchronizing device options with top level [192\(UG\)](#)
- subprojects
 - block-based [160\(UG\)](#)
 - compiling [174\(UG\)](#)
 - differences between instance-based and block-based [159\(UG\)](#)
 - generating port context [187\(UG\)](#)
 - instance-based [163\(UG\)](#)
 - nested [171\(UG\)](#)
- subtractor
 - SYNCore [394\(Ref\)](#)

- subtractors
 - SYNCore [395\(Ref\)](#)
- summary of compile points report
 - log file (.srr) [205\(Ref\)](#)
- Super Logic Regions [827\(Ref\)](#)
- supported language constructs (Verilog)
 - [14\(HDLRef\)](#)
- supported language constructs (VHDL)
 - [202\(HDLRef\)](#)
- supported standards
 - Verilog [188\(Ref\)](#)
 - VHDL [187\(Ref\)](#)
- sxml2pxml Tcl command
 - using the standalone XML converter [206\(CmdRef\)](#)
- symbol conventions [15\(DebugRef\)](#)
- symbols
 - enabling name display [568\(CmdRef\)](#)
 - finding by name
 - [396\(CmdRef\)](#), [658\(CmdRef\)](#)
 - Hierarchy Browser (legend) [105\(Ref\)](#)
- symmetric rounding
 - DSP48 blocks [838\(Ref\)](#)
- syn_allow_retiming
 - using for retiming [572\(UG\)](#)
- syn_allow_retiming attribute [103\(AttrRef\)](#)
- syn_allowed_resources
 - compile points [648\(UG\)](#)
- syn_append_submodules directive
 - [133\(AttrRef\)](#)
- syn_assign_to_region attribute
 - [135\(AttrRef\)](#)
- syn_assign_to_slr attribute [137\(AttrRef\)](#)
- syn_async_reg attribute [141\(AttrRef\)](#)
- syn_auto_insert_bufg attribute
 - [145\(AttrRef\)](#)
- syn_black_box
 - instantiating LPMs (Intel) [552\(UG\)](#)
- syn_black_box directive [153\(AttrRef\)](#)
- syn_clean_reset attribute [161\(AttrRef\)](#)
- syn_clock_gmux_proxy attribute
 - [165\(AttrRef\)](#)
- syn_clock_priority attribute [169\(AttrRef\)](#)
- syn_connect [200\(CmdRef\)](#)
- syn_connect_hrefs directive [173\(AttrRef\)](#)
- syn_cp_use_fast_synthesis attribute
 - [181\(AttrRef\)](#)
- syn_create_err_net [201\(CmdRef\)](#)
- syn_diff_io attribute [183\(AttrRef\)](#)
- syn_direct_enable attribute [189\(AttrRef\)](#)
- syn_direct_reset Attribute [195\(AttrRef\)](#)
- syn_direct_set attribute [199\(AttrRef\)](#)
- syn_disable_purifyclock attribute
 - [203\(AttrRef\)](#)
- syn_donot_infer_iddr attribute [211\(AttrRef\)](#)
- syn_donot_infer_oddr attribute
 - [207\(AttrRef\)](#), [211\(AttrRef\)](#)
- syn_dspstyle [215\(AttrRef\)](#)
- syn_dspstyle attribute [215\(AttrRef\)](#)
 - inferring wide adders/subtractors [873\(Ref\)](#)
 - using SIMD mode [229\(AttrRef\)](#)
- syn_edif_bit_format attribute
 - [875\(Ref\)](#), [251\(AttrRef\)](#)
- syn_edif_name_length attribute
 - [235\(AttrRef\)](#)
- syn_edif_scalar_format attribute
 - [875\(Ref\)](#), [239\(AttrRef\)](#)
- syn_encoding
 - compared with syn_enum_encoding directive [266\(AttrRef\)](#)
 - using with enum_encoding [267\(AttrRef\)](#)
- syn_encoding attribute
 - [534\(UG\)](#), [255\(AttrRef\)](#)
- FSM encoding style
 - Verilog [97\(HDLRef\)](#)
 - VHDL [275\(HDLRef\)](#)
- syn_enum_encoding
 - using with enum_encoding [267\(AttrRef\)](#)
- syn_enum_encoding directive [265\(AttrRef\)](#)
 - compared with syn_encoding attribute [266\(AttrRef\)](#)
 - FSM encoding [535\(UG\)](#)
 - not for FSM encoding [276\(HDLRef\)](#)
- syn_fast_auto attribute [271\(AttrRef\)](#)
- syn_force_pad attribute
 - using [590\(UG\)](#), [737\(Ref\)](#)
- syn_force_pads attribute [279\(AttrRef\)](#)
- syn_force_seq_prim directive [283\(AttrRef\)](#)

- syn_forward_io_constraints
 - effect on forward-annotation (Intel) [617\(Ref\)](#)
- syn_forward_io_constraints attribute [287\(AttrRef\)](#)
- syn_fsm_correction [291\(AttrRef\)](#)
 - distributed TMR [905\(UG\)](#)
- syn_fsm_correction directive [291\(AttrRef\)](#)
- syn_gatedclk_clock_en directive [297\(AttrRef\)](#)
- syn_gatedclk_clock_en_polarity directive [301\(AttrRef\)](#)
- syn_global_buffers
 - and xc_global_buffers [308\(AttrRef\)](#)
- syn_global_buffers attribute [307\(AttrRef\)](#)
- syn_hier attribute [315\(AttrRef\)](#)
 - and xc_use_keep_hierarchy [806\(AttrRef\)](#)
 - controlling flattening [583\(UG\)](#)
 - Intel Quartus II Incremental Compilation flow [1129\(UG\)](#)
 - preserving hierarchy [583\(UG\)](#)
 - using with compile points [647\(UG\)](#)
- syn_highrel_ioconnector
 - using [933\(UG\)](#)
- syn_highrel_ioconnector attribute [325\(AttrRef\)](#)
- syn_insert_buffer attribute [335\(AttrRef\)](#)
 - BUFGMUX [895\(Ref\)](#)
- syn_insert_pad attribute [349\(AttrRef\)](#)
- syn_isclock
 - black box clock pins [530\(UG\)](#)
- syn_isclock directive [353\(AttrRef\)](#)
- syn_keep
 - compared with syn_preserve and syn_noprune directives [359\(AttrRef\)](#)
 - DSP block inference, Intel [552\(Ref\)](#)
 - inferring Intel shift registers [546\(UG\)](#)
 - inferring Lattice PICs [731\(Ref\)](#)
 - replicating redundant logic [580\(UG\)](#)
- syn_keep attribute
 - preserving nets [579\(UG\)](#)
 - preserving shared registers [579\(UG\)](#)
- syn_keep directive [357\(AttrRef\)](#)
 - effect on buffering [587\(UG\)](#)
- syn_loc attribute [365\(AttrRef\)](#)
- translating Intel QSF constraints [163\(Ref\)](#)
- syn_loopl原因 directive [371\(AttrRef\)](#)
- syn_macro
 - specifying encrypted IP as white box [677\(UG\)](#)
 - white-boxing non-secure cores [771\(UG\)](#)
- syn_macro directive [373\(AttrRef\)](#)
- syn_map_dffrs attribute [379\(AttrRef\)](#)
- syn_max_memsize_reg attribute [385\(AttrRef\)](#)
- syn_maxfan
 - fanout limits (Microsemi) [794\(Ref\)](#)
- syn_maxfan attribute [389\(AttrRef\)](#)
 - Intel [578\(Ref\)](#)
 - setting fanout limits [585\(UG\)](#)
 - Xilinx buffers [588\(UG\)](#)
 - Xilinx designs [906\(Ref\)](#)
- syn_modify_ram_contents attribute [493\(AttrRef\)](#)
- syn_multstyle
 - DSP block inference, Intel [552\(Ref\)](#)
- syn_multstyle attribute [397\(AttrRef\)](#)
- syn_netlist_hierarchy attribute [409\(AttrRef\)](#)
- syn_no_compile_point attribute [417\(AttrRef\)](#)
- syn_noarrayports attribute [421\(AttrRef\)](#)
 - use with als핀 [812\(Ref\)](#)
- syn_noclockbuf attribute [425\(AttrRef\)](#)
 - using with fanout guides [390\(AttrRef\)](#)
- syn_noclockpad attribute [431\(AttrRef\)](#)
- syn_noprune directive [435\(AttrRef\)](#)
 - inferring Intel shift registers [546\(UG\)](#)
 - preserving instances [579\(UG\)](#)
- syn_pad_type attribute [447\(AttrRef\)](#)
- syn_pipeline attribute [569\(UG\)](#)
- syn_preserve
 - compared with syn_keep and syn_noprune [460\(AttrRef\)](#)
 - DSP block inference, Intel [552\(Ref\)](#)
 - effect on buffering [587\(UG\)](#)
 - preserving power-on for retiming [573\(UG\)](#)
 - preserving registers with INIT values [884\(Ref\)](#)

`syn_preserve` directive [459\(AttrRef\)](#)
 preserving FSMs from optimization [533\(UG\)](#)
 preserving logic [579\(UG\)](#)
`syn_preserve_rom` [465\(AttrRef\)](#)
`syn_preserve_sr_priority` attribute
 (Microsemi) [469\(AttrRef\)](#)
`syn_probe` attribute [600\(UG\)](#), [475\(AttrRef\)](#)
 inserting probes [600\(UG\)](#)
 preserving nets [579\(UG\)](#)
`syn_pulldown` attribute [479\(AttrRef\)](#)
`syn_pullup` attribute [479\(AttrRef\)](#)
`syn_radhardlevel` [483\(AttrRef\)](#)
 distributed DWC [929\(UG\)](#)
 distributed TMR [905\(UG\)](#), [937\(UG\)](#), [984\(UG\)](#)
 Intel and Xilinx options [484\(AttrRef\)](#)
 Intel and Xilinx syntax [485\(AttrRef\)](#)
 TMR. See TMR, distributed TMR
`syn_radhardlevel` attribute
 TMR [483\(AttrRef\)](#)
`syn_ram_write_mem` attribute [493\(AttrRef\)](#)
`syn_ramstyle` attribute [497\(AttrRef\)](#)
`syn_reduce_controlset_size` (Achronix) [530\(AttrRef\)](#), [549\(AttrRef\)](#)
`syn_reduce_controlset_size` (Intel) [537\(AttrRef\)](#)
`syn_reduce_controlset_size` attribute
 (Lattice, Xilinx) [517\(AttrRef\)](#), [543\(AttrRef\)](#)
`syn_reference_clock` attribute [557\(AttrRef\)](#)
 effect on multiple I/O constraints [301\(CmdRef\)](#)
`syn_reference_clock` constraint (Legacy) [259\(UG\)](#)
`syn_register_correction` attribute [561\(AttrRef\)](#)
`syn_rename_module` directive [567\(AttrRef\)](#)
`syn_replicate`
 using with fanout guides [390\(AttrRef\)](#)
`syn_replicate` attribute [569\(AttrRef\)](#)
 Intel fanouts [578\(Ref\)](#)
 using buffering [587\(UG\)](#)
`syn_resources` attribute [575\(AttrRef\)](#)
`syn_romstyle` attribute [585\(AttrRef\)](#), [594\(AttrRef\)](#)

`syn_rw_conflict_logic` attribute [599\(AttrRef\)](#)
`syn_safe_case` directive [603\(AttrRef\)](#)
`syn_safe fsm_pipe` directive [613\(AttrRef\)](#)
`syn_sharing` directive [617\(AttrRef\)](#)
 overriding default [590\(UG\)](#)
`syn_shift_resetphase` [623\(AttrRef\)](#)
`syn_slow` attribute [629\(AttrRef\)](#)
`syn_smhigh effort` attribute [633\(AttrRef\)](#)
`syn_srl_mindepth` attribute [639\(AttrRef\)](#)
`syn_srlstyle` attribute [643\(AttrRef\)](#)
 altshift_tap [545\(UG\)](#)
 mapping sequential shift components to registers [545\(UG\)](#)
 setting shift register style [545\(UG\)](#)
`syn_state_machine` attribute [633\(AttrRef\)](#)
`syn_state_machine` directive [655\(AttrRef\)](#)
 using with value=0 [596\(UG\)](#)
`syn_sxml2pxml` Tcl command [206\(CmdRef\)](#)
SYN_TCL_HOOKS environment variable [806\(UG\)](#)
SYN_TCL_HOOKS variable [808\(UG\)](#)
`syn_tco` attribute
 adding in SCOPE [529\(UG\)](#)
`syn_tco` directive [528\(UG\)](#), [659\(AttrRef\)](#)
 adding black box constraints [527\(UG\)](#)
`syn_tpd` attribute
 adding in SCOPE [529\(UG\)](#)
`syn_tpd` directive [528\(UG\)](#), [665\(AttrRef\)](#)
 adding black box constraints [527\(UG\)](#)
 black-box timing [665\(AttrRef\)](#), [683\(AttrRef\)](#)
`syn_trigger_utils.tcl` file [75\(DebugRef\)](#)
`syn_tristate` directive [671\(AttrRef\)](#)
`syn_tristatetomux` attribute [675\(AttrRef\)](#)
 effect of tristate pushing [462\(CmdRef\)](#)
`syn_tsu` attribute
 adding in SCOPE [529\(UG\)](#)
`syn_tsu` directive [528\(UG\)](#), [683\(AttrRef\)](#)
 adding black box constraints [527\(UG\)](#)
 black-box timing [683\(AttrRef\)](#)
`syn_unconnected_inputs` [689\(AttrRef\)](#)
`syn_unconnected_inputs` attribute [689\(AttrRef\)](#)

- syn_unique_inst_module directive
 - 699(AttrRef)
- syn_use_carry_chain attribute 705(AttrRef)
 - using 695(Ref)
- syn_useenables attribute 711(AttrRef)
- syn_useioff
 - DSP block inference, Intel 552(Ref)
 - preventing flops from moving during retiming 573(UG)
- syn_useioff attribute
 - inferring Intel shift registers 546(UG)
 - Intel 717(AttrRef)
 - packing registers (Intel) 607(Ref)
 - packing registers (Xilinx) 886(Ref)
- syn_user_instance
 - comparison with syn_macro 376(AttrRef)
- syn_user_instance attribute 733(AttrRef)
- syn_vote_loops Attribute 739(AttrRef)
- syn_vote_register Attribute 743(AttrRef)
- syn_vote_register attribute 743(AttrRef)
- synchronous FSM from concurrent assignment statement (VHDL) 281(HDLRef)
- synchronous sets and resets
 - Verilog 92(HDLRef)
- synchronous sets and resets (VHDL) 271(HDLRef)
- synchronous sets/resets
 - inferring registers with (Intel) 528(Ref)
 - Xilinx 850(Ref)
- SYNCore
 - adder/subtractor 394(Ref)
 - adder/subtractor parameters 403(Ref)
 - adders 395(Ref)
 - byte-enable RAM compiler
 - byte-enable RAM compiler **SYNCore** 363(Ref)
 - byte-enable RAM parameters 371(Ref)
 - counter compiler 418(Ref)
 - counter parameters 425(Ref)
 - counters 419(Ref)
 - FIFO compiler 310(Ref), 311(Ref)
 - FIFO parameters 316(Ref)
 - RAM compiler
 - RAM compiler **SYNCore** 341(Ref)
 - RAM parameters 349(Ref)
 - RAMs 341(Ref)
 - RAMs, byte-enable 364(Ref)
 - RAMs, dual-port parameters 347(Ref)
 - RAMs, single-port parameters 346(Ref)
 - ROM compiler 379(Ref)
 - ROM parameters 386(Ref)
 - ROMs 381(Ref)
 - ROMs, parameters 385(Ref)
 - subtractors 395(Ref)
- SYNCore adder/subtractor
 - adders 406(Ref)
 - dynamic adder/subtractor 412(Ref)
 - functional description 394(Ref)
 - subtractors 409(Ref)
- SYNCore FIFOs
 - definition 310(Ref)
 - parameter definitions 329(Ref)
 - port list 326(Ref)
 - read operations 326(Ref)
 - status flags 331(Ref)
 - write operations 325(Ref)
- SYNCore ROMs
 - clock latency 393(Ref)
 - dual-port read 391(Ref)
 - parameter list 392(Ref)
 - single-port read 390(Ref)
- SYNCore wizard 493(CmdRef), 501(CmdRef)
- synenc encryption 679(UG)
- synhooks
 - automating message filtering 321(UG)
- synhooks.tcl file 806(UG), 808(UG)
- Synopsys
 - FPGA product family 22(UG)
- Synopsys customer support, contacting 34(Ref)
- Synopsys FPGA implementation tools
 - product information 579(CmdRef)
- Synopsys FPGA products 579(CmdRef)
- Synopsys FPGA Synthesis Tools
 - overview 22(Ref)
- Synopsys Home Page command 579(CmdRef)
- Synopsys standard sdc file. *See* sdc files, difference between legacy and Synopsys standard
- Synopsys Training Page command 579(CmdRef)

- synplicity.ucf file
 - non-secure cores [770\(UG\)](#)
 - relation to ncf file (Legacy) [280\(UG\)](#)
 - secure cores [770\(UG\)](#)
- Synplify Base synthesis tool
 - overview [22\(UG\)](#)
- synplify command-line command
 - [26\(UG\)](#), [203\(CmdRef\)](#)
- Synplify Elite synthesis tool
 - overview [22\(UG\)](#)
- synplify premier command-line
 - command [203\(CmdRef\)](#)
- synplify premier dp command-line
 - command [203\(CmdRef\)](#)
- Synplify Premier/DP
 - Project view [36\(Ref\)](#)
- Synplify Premier/DP tools
 - user interface [28\(Ref\)](#)
- Synplify Pro tool
 - Project view [36\(Ref\)](#)
 - user interface [28\(Ref\)](#)
- Synplify tool
 - Project view [36\(Ref\)](#)
 - user interface [28\(Ref\)](#)
- synplify_apex command-line command
 - [26\(UG\)](#)
- synplify_base command-line command
 - [26\(UG\)](#)
- synplify_elite command-line command
 - [26\(UG\)](#)
- synplify_pro command-line command
 - [203\(CmdRef\)](#)
- SYNPLIFY_REMOTE_REPORT_LOCATION [307\(UG\)](#)
- synplify.ucf [290\(UG\)](#)
- synplify.vhd [514\(Ref\)](#), [939\(Ref\)](#)
- syntax
 - bus dimension separator [384\(CmdRef\)](#)
 - bus naming [384\(CmdRef\)](#)
 - checking source files [80\(UG\)](#)
- syntax check [80\(UG\)](#)
- Syntax Check command [493\(CmdRef\)](#)
- syntax conventions [11\(DebugRef\)](#)
- syntax restrictions
 - constant function [68\(HDLRef\)](#)
 - multidimensional array [68\(HDLRef\)](#)
- synthesis
 - attributes and directives (VHDL) [318\(HDLRef\)](#)
 - attributes and directives, Verilog [109\(HDLRef\)](#)
 - examples, VHDL [320\(HDLRef\)](#)
 - guidelines
 - Verilog [63\(HDLRef\)](#)
 - guidelines (VHDL) [256\(HDLRef\)](#)
 - hierarchical projects [189\(UG\)](#)
 - log file (.srr) [201\(Ref\)](#)
 - watching selected information [56\(Ref\)](#)
 - stopping [498\(CmdRef\)](#)
 - Xilinx non-secure cores [771\(UG\)](#)
 - Xilinx secure cores [771\(UG\)](#)
- synthesis check [80\(UG\)](#)
- Synthesis Check command [493\(CmdRef\)](#)
- synthesis jobs
 - monitoring [498\(CmdRef\)](#)
- synthesis macro, Verilog [104\(HDLRef\)](#)
- synthesis software
 - flow [27\(UG\)](#)
 - gui [28\(Ref\)](#)
- synthesis strategy
 - Tcl command [174\(CmdRef\)](#)
 - using [603\(UG\)](#)
- synthesis_off directive [750\(AttrRef\)](#)
- synthesis_off directive, handling [453\(CmdRef\)](#)
- synthesis_on directive [750\(AttrRef\)](#)
- synthesis_on directive, handling [453\(CmdRef\)](#)
- synthesis_on/off
 - using [147\(UG\)](#)
- Synthesize command [491\(CmdRef\)](#)
- synthesizing designs [44\(DebugUG\)](#)
- Synthesizing Your Design [294\(UG\)](#)
- system clock [210\(Ref\)](#)
- SystemVerilog
 - [457\(CmdRef\)](#), [129\(HDLRef\)](#), [173\(HDLRef\)](#), [179\(HDLRef\)](#)
 - .* connection [176\(HDLRef\)](#)
 - .name connection [175\(HDLRef\)](#)
 - \$bits system function [187\(HDLRef\)](#)
 - always_comb [163\(HDLRef\)](#)

[always_ff 166\(HDLRef\)](#)
[always_latch 165\(HDLRef\)](#)
[block name on end 161\(HDLRef\)](#)
[constants 138\(HDLRef\)](#)
[data objects 137\(HDLRef\)](#)
[data types 125\(HDLRef\)](#)
[do-while loops 159\(HDLRef\)](#)
[enumerated types 126\(HDLRef\)](#)
[ignoring code with synthesis_off/on 750\(AttrRef\)](#)
[interface construct 129\(HDLRef\), 179\(HDLRef\)](#)
[keywords 199\(HDLRef\)](#)
[limitations 121\(HDLRef\)](#)
[literals 125\(HDLRef\)](#)
[nets 138\(HDLRef\)](#)
[operators 145\(HDLRef\)](#)
[packages 173\(HDLRef\)](#)
[procedural blocks 162\(HDLRef\)](#)
[type casting 128\(HDLRef\)](#)
[typedef 126\(HDLRef\)](#)
[unnamed blocks 160\(HDLRef\)](#)
[variables 138\(HDLRef\)](#)
 SystemVerilog keywords
[context help 78\(UG\), 67\(Ref\)](#)

T

[ta file 490\(UG\)](#)
[ta file \(customized timing report\) 199\(Ref\)](#)
[tables idcode 44\(DebugRef\)](#)
[TAP controller 82\(DebugUG\)](#)
[target device 32\(DebugRef\)](#)
[task declaration automatic 53\(HDLRef\)](#)
 Tcl
[c_diff collection command 233\(CmdRef\)](#)
[c_intersect collection command 234\(CmdRef\)](#)
[c_list collection command 235\(CmdRef\)](#)
[c_print collection command 235\(CmdRef\)](#)
[c_symdiff collection command 237\(CmdRef\)](#)
[c_union collection command 237\(CmdRef\)](#)
[collection commands 232\(CmdRef\)](#)
[max_parallel_jobs variable 795\(UG\)](#)

[set_modules collection command 239\(CmdRef\)](#)
[-verilog argument 25\(CmdRef\)](#)
[-vhdl argument 25\(CmdRef\)](#)
 Tcl (Tool Command Language)
[16\(CmdRef\), 8\(DebugRef\)](#)
[tcl argument -_include 26\(CmdRef\)](#)
[tcl callbacks customizing key assignments 807\(UG\)](#)
[Tcl collection commands 232\(CmdRef\)](#)
[c_diff 233\(CmdRef\)](#)
[c_intersect 234\(CmdRef\)](#)
[c_list 235\(CmdRef\)](#)
[c_print 235\(CmdRef\)](#)
[c_symdiff 237\(CmdRef\)](#)
[c_union 237\(CmdRef\)](#)
[set_modules 239\(CmdRef\)](#)
[Tcl collection operators 232\(CmdRef\)](#)
 Tcl commands
[add_file 25\(CmdRef\)](#)
[add_folder 30\(CmdRef\)](#)
[assign_to_region 39\(CmdRef\)](#)
[batch script 787\(UG\)](#)
[collections 297\(CmdRef\)](#)
[constraint files 153\(Ref\)](#)
[constraint_file 45\(CmdRef\)](#)
[create_region 48\(CmdRef\)](#)
[dh_module_sources 63\(CmdRef\)](#)
[generate_instance_constraints 84\(CmdRef\)](#)
[get_env 87\(CmdRef\)](#)
[get_option 87\(CmdRef\)](#)
[hdl_param 89\(CmdRef\)](#)
[impl 93\(CmdRef\)](#)
[log file commands 209\(CmdRef\)](#)
[netlist editing 1186\(UG\)](#)
[pasting 60\(Ref\)](#)
[project 111\(CmdRef\)](#)
[project_data 120\(CmdRef\)](#)
[project_file 121\(CmdRef\)](#)
[project_folder 123\(CmdRef\)](#)
[running 793\(UG\)](#)
[set_option 147\(CmdRef\)](#)
[slice_primitive 188\(CmdRef\)](#)
[syn_sxml2pxml 206\(CmdRef\)](#)
[syntax for Tcl hooks 808\(UG\)](#)
[Tcl conventions 16\(CmdRef\), 8\(DebugRef\)](#)
[Tcl expand](#)

- using [237\(UG\)](#)
- Tcl expand command [229\(CmdRef\)](#)
 - crossprobing objects [248\(UG\)](#)
 - usage tips [242\(UG\)](#)
 - using in SCOPE [247\(UG\)](#)
- Tcl files [793\(UG\)](#)
 - creating [795\(UG\)](#)
 - for bottom-up synthesis [799\(UG\)](#)
 - guidelines [100\(UG\)](#)
 - naming conventions [101\(UG\)](#)
 - recording from commands [794\(UG\)](#)
 - synhooks.tcl [806\(UG\)](#)
 - using variables [797\(UG\)](#)
 - wildcards [101\(UG\)](#)
- Tcl find
 - batch mode [245\(UG\)](#)
 - filtering results by property [239\(UG\)](#)
 - search patterns [237\(UG\)](#)
 - using [237\(UG\)](#)
- Tcl find command [213\(CmdRef\)](#)
 - annotating properties [239\(UG\)](#)
 - case sensitivity [238\(UG\)](#), [216\(CmdRef\)](#)
 - crossprobing objects [248\(UG\)](#)
 - database differences [247\(UG\)](#)
 - examples [217\(CmdRef\)](#)
 - object prefixes [215\(CmdRef\)](#)
 - object types [215\(CmdRef\)](#)
 - pattern matching [238\(UG\)](#)
 - regular expression syntax [216\(CmdRef\)](#)
 - special characters [216\(CmdRef\)](#)
 - Tcl window vs SCOPE [246\(UG\)](#)
 - usage tips [241\(UG\)](#)
 - useful -filter examples [241\(UG\)](#)
 - using in SCOPE [247\(UG\)](#)
 - wildcards [216\(CmdRef\)](#)
- TCL Help command
 - [580\(CmdRef\)](#), [59\(DebugRef\)](#)
- Tcl Script
 - Tcl Window command
 - [409\(CmdRef\)](#), [14\(DebugRef\)](#)
- Tcl Script window
 - crossprobing [459\(UG\)](#)
 - message viewer [316\(UG\)](#)
 - Output Windows [64\(Ref\)](#)
- Tcl script window
 - collections compared to SCOPE [246\(UG\)](#)
- Tcl scripts [72\(DebugRef\)](#)
 - examples [800\(UG\)](#)
- running [494\(CmdRef\)](#)
 - See Tcl files.
- Tcl shell command
 - sdc2fdc [156\(Ref\)](#), [145\(CmdRef\)](#)
- TCL View [226\(UG\)](#)
 - using [226\(UG\)](#)
 - using SCOPE [221\(UG\)](#)
- TCL View, SCOPE [311\(CmdRef\)](#)
- Tcl window
 - popup menu [585\(CmdRef\)](#), [9\(DebugRef\)](#)
 - popup menu commands [60\(Ref\)](#)
 - popup menus [60\(Ref\)](#)
- Tcl Window command
 - [409\(CmdRef\)](#), [14\(DebugRef\)](#)
- tclcmd [786\(UG\)](#)
- team design. See hierarchical projects, hierarchical project management flows
- Technical Resource Center
 - accessing [579\(CmdRef\)](#)
 - specifying PDF reader (UNIX) [575\(CmdRef\)](#)
 - specifying web browser (UNIX) [575\(CmdRef\)](#)
- technologies
 - CPLD (Xilinx) [928\(Ref\)](#)
 - Spartan (Xilinx) [922\(Ref\)](#)
 - Virtex (Xilinx) [922\(Ref\)](#)
- Technology view [102\(Ref\)](#)
 - See also HDL Analyst
 - creating [536\(CmdRef\)](#)
 - critical paths [485\(UG\)](#)
 - crossprobing [454\(UG\)](#), [455\(UG\)](#)
 - crossprobing collection objects [248\(UG\)](#)
 - crossprobing from source file [456\(UG\)](#)
 - displaying [81\(Ref\)](#)
 - file (.srm) [197\(Ref\)](#), [199\(Ref\)](#)
 - filtering [401\(UG\)](#), [464\(UG\)](#)
 - finding objects [445\(UG\)](#)
 - finding objects with Find [443\(UG\)](#)
 - finding objects with Hierarchy Browser [377\(UG\)](#), [441\(UG\)](#)
 - flattening hierarchy [413\(UG\)](#), [471\(UG\)](#)
 - general description [419\(UG\)](#)
 - highlighting collections [253\(UG\)](#)
 - opening [421\(UG\)](#)
 - popup menu [619\(CmdRef\)](#), [10\(DebugRef\)](#)
 - popup menu commands [619\(CmdRef\)](#)

- selecting/deselecting objects [427\(UG\)](#)
- setting preferences [430\(UG\)](#)
- state machine implementation in [595\(UG\)](#)
- traversing hierarchy [433\(UG\)](#)
- technology view
 - displaying [104\(CmdRef\)](#)
- template, module (Verilog) [76\(HDLRef\)](#)
- temporary assigns (Design Planner) [1026\(UG\)](#)
 - drag and drop [1026\(UG\)](#)
 - empty [1026\(UG\)](#)
 - return assignment [1026\(UG\)](#)
- text
 - copying, cutting and pasting [396\(CmdRef\)](#), [13\(DebugRef\)](#)
 - replacing [407\(CmdRef\)](#)
- Text Editor
 - features [66\(Ref\)](#)
 - indenting a block of text [66\(Ref\)](#)
 - opening [65\(Ref\)](#)
 - popup menu commands [585\(CmdRef\)](#)
 - selecting text column [66\(Ref\)](#)
 - view [64\(Ref\)](#)
- text editor
 - built-in [82\(UG\)](#)
 - completing keywords [66\(Ref\)](#)
 - external [87\(UG\)](#)
 - using [82\(UG\)](#)
- Text Editor view [64\(Ref\)](#)
 - crossprobing [455\(UG\)](#)
- Text Editor window
 - colors [85\(UG\)](#)
 - crossprobing [85\(UG\)](#)
 - fonts [85\(UG\)](#)
- text files
 - crossprobing [456\(UG\)](#)
- text macro
 - Verilog [105\(HDLRef\)](#)
- the [95\(CmdRef\)](#)
- The Synopsys FPGA Product Family [22\(UG\)](#)
- third-party vendor tools
 - invoking [811\(UG\)](#)
- through constraints [232\(UG\)](#)
 - AND lists [233\(UG\)](#)
 - OR lists [232\(UG\)](#)
- point-to-point delays [303\(CmdRef\)](#)
- through points
 - clocks [329\(CmdRef\)](#)
 - lists, multiple [325\(CmdRef\)](#)
 - lists, single [324\(CmdRef\)](#)
 - multiple [325\(CmdRef\)](#)
 - product of sums UI [325\(CmdRef\)](#)
 - single [324\(CmdRef\)](#)
 - specifying for timing exceptions [324\(CmdRef\)](#)
 - specifying for timing report [526\(CmdRef\)](#)
- tie_pin command [744\(CmdRef\)](#)
- time borrowing [500\(Ref\)](#)
- time stamp, checking on files [117\(UG\)](#)
- time stamps
 - Xilinx partition flow [1161\(UG\)](#)
- TimeQuest
 - supported constraints for import [733\(UG\)](#)
- TIMESPEC I/O constraint (Xilinx)
 - xc_use_timespec_for_io attribute [811\(AttrRef\)](#)
- timing
 - prototypes [1206\(UG\)](#)
 - syn_tco directive [659\(AttrRef\)](#)
 - syn_tpd directive [665\(AttrRef\)](#)
 - syn_tsu directive [683\(AttrRef\)](#)
- timing analysis [482\(UG\)](#)
- timing analysis of critical paths (HDL Analyst tool) [141\(Ref\)](#)
- timing analysis using STA [490\(UG\)](#)
- timing analyst
 - cross-clock paths [213\(Ref\)](#)
 - generating report [512\(CmdRef\)](#)
- timing analyzer
 - wildcards [531\(CmdRef\)](#)
- timing annotated properties (.tap) [199\(Ref\)](#)
- timing budgeting
 - compile points [627\(UG\)](#)
- timing constraints
 - checking [493\(CmdRef\)](#)
 - conflict resolution [330\(CmdRef\)](#)
 - constraint priority [330\(CmdRef\)](#)
 - create_clock [335\(CmdRef\)](#)
 - create_generated_clock [337\(CmdRef\)](#)
 - FPGA [334\(CmdRef\)](#)

- reset_path [341\(CmdRef\)](#)
 - See also FPGA timing constraints
 - See constraints
- set_case_analysis [343\(CmdRef\)](#)
- set_clock_groups [345\(CmdRef\)](#)
- set_clock_latency [352\(CmdRef\)](#)
- set_clock_route_delay [354\(CmdRef\)](#)
- set_clock_uncertainty [355\(CmdRef\)](#)
- set_datapathonly_delay [357\(CmdRef\)](#)
- set_false_path [360\(CmdRef\)](#)
- set_input_delay [363\(CmdRef\)](#)
- set_max_delay [366\(CmdRef\)](#)
- set_min_delay [369\(CmdRef\)](#)
- set_multicycle_path [374\(CmdRef\)](#)
- set_output_delay [378\(CmdRef\)](#)
- set_reg_input_delay [381\(CmdRef\)](#)
- set_reg_output_delay [382\(CmdRef\)](#)
- translating qsf [731\(UG\)](#)
- Xilinx output file (Legacy) [280\(UG\)](#)
- timing constraints (Legacy) [259\(UG\)](#)
- timing exceptions
 - False Paths panel [320\(CmdRef\)](#)
 - multicycle paths [317\(CmdRef\)](#)
 - priority [330\(CmdRef\)](#)
 - specifying paths/points [320\(CmdRef\)](#)
- timing exceptions, adding constraints after synthesis [494\(UG\)](#)
- timing exceptions, modifying with adc [494\(UG\)](#)
- timing failures [488\(UG\)](#)
- timing failures, definition [143\(Ref\)](#)
- timing information commands [482\(UG\)](#)
- timing information in HDL views [483\(UG\)](#)
- timing information, critical paths [487\(UG\)](#)
- timing information, displaying (HDL Analyst tool) [542\(CmdRef\)](#)
- timing optimization [564\(UG\)](#)
- timing report [207\(Ref\)](#)
 - asynchronous clock report [524\(CmdRef\)](#)
 - clock relationships [213\(Ref\)](#)
 - customized (.ta file) [199\(Ref\)](#)
 - defining through points [526\(CmdRef\)](#)
 - file (.ta) [199\(Ref\)](#), [512\(CmdRef\)](#)
 - header [208\(Ref\)](#)
 - interface information [214\(Ref\)](#)
 - performance summary [208\(Ref\)](#)
 - specifying slack margin [527\(CmdRef\)](#)
 - using path filtering [527\(CmdRef\)](#)
- timing report file
 - generating custom [523\(CmdRef\)](#)
 - stand-alone [525\(CmdRef\)](#)
- Timing Report panel
 - Implementation Options dialog box [448\(CmdRef\)](#)
 - Number of Critical Paths [449\(CmdRef\)](#)
 - Start/End Points [449\(CmdRef\)](#)
- Timing Report View [505\(UG\)](#), [513\(CmdRef\)](#)
 - accessing from Project Status View [50\(Ref\)](#)
 - options [513\(CmdRef\)](#)
 - using [505\(UG\)](#)
- timing report, stand-alone [490\(UG\)](#)
- timing reports
 - asynchronous clocks [215\(Ref\)](#)
 - file. See timing report file
 - filtering [524\(CmdRef\)](#)
 - log file (.srr) [205\(Ref\)](#)
 - parameters [512\(CmdRef\)](#)
 - specifying format options [141\(UG\)](#)
 - stand-alone [512\(CmdRef\)](#)
 - stand-alone (.ta file) [512\(CmdRef\)](#)
- timing reports, custom [490\(UG\)](#)
- timing_applied.sdc file [731\(UG\)](#)
- timing_unapplied.sdc file [731\(UG\)](#)
- Tip of the Day command [581\(CmdRef\)](#)
- tips
 - memory usage [474\(UG\)](#)
- title bar information, HDL Analyst tool [124\(Ref\)](#)
- TMR
 - description [903\(UG\)](#)
 - distributed [905\(UG\)](#)
 - gate-level netlist [905\(UG\)](#)
 - local. See local TMR [956\(UG\)](#)
 - Microsemi syn_radhardlevel [485\(AttrRef\)](#)
 - physical separation of triplicates [919\(UG\)](#)
 - physical separation of triplicates using Design Planner. [920\(UG\)](#)
 - syn_radhardlevel attribute [483\(AttrRef\)](#)
 - using [905\(UG\)](#)
 - using for ECC [956\(UG\)](#)
 - using for RAM [956\(UG\)](#)
 - using Identify debug [977\(UG\)](#)
 - voter insertion examples [907\(UG\)](#)
- to constraints

- specifying [232\(UG\)](#)
- to points [528\(CmdRef\)](#)
 - clocks [328\(CmdRef\)](#)
 - multiple [323\(CmdRef\)](#)
 - objects [322\(CmdRef\)](#)
 - Timing Analyzer [528\(CmdRef\)](#)
- Toggle bookmark command [397\(CmdRef\)](#)
- tool conventions [12\(DebugRef\)](#)
- tool tags
 - creating [811\(UG\)](#)
 - definition [811\(UG\)](#)
- tool tips
 - Physical Analyst [1079\(UG\)](#)
- toolbars [78\(Ref\)](#), [26\(DebugRef\)](#)
 - FSM [82\(Ref\)](#), [83\(Ref\)](#), [30\(DebugRef\)](#)
 - moving and docking [78\(Ref\)](#)
- Toolbars command
 - [409\(CmdRef\)](#), [14\(DebugRef\)](#)
- tools
 - invoking Debugger [94\(DebugUG\)](#)
- Tools menu [639\(CmdRef\)](#)
 - commands [639\(CmdRef\)](#)
- tooltips
 - displaying [413\(CmdRef\)](#), [15\(DebugRef\)](#)
- tooltips (Physical Analyst)
 - copying information from [1080\(UG\)](#)
- top level
 - specifying [146\(UG\)](#)
- top-down design flow
 - compile point advantages [614\(UG\)](#)
- top-down hierarchical development flow
 - subprojects [160\(UG\)](#)
- top-down hierarchical synthesis flow
 - [61\(UG\)](#)
- top-first hierarchical development flow
 - [57\(UG\)](#)
- transition watchpoint [13\(DebugRef\)](#)
- Translate Vendor IO command
 - [492\(CmdRef\)](#)
- translate_off directive [749\(AttrRef\)](#)
- translate_on directive [749\(AttrRef\)](#)
- translating constraints [497\(CmdRef\)](#)
- transparent hierarchical instances
 - [114\(Ref\)](#)
- lower-level logic on multiple sheets
 - [126\(Ref\)](#)
- operations resulting in [134\(Ref\)](#)
- pins and pin names [116\(Ref\)](#)
- transparent instances
 - displaying pins [543\(CmdRef\)](#)
 - flattening [471\(UG\)](#)
 - lower-level logic on multiple sheets
 - [428\(UG\)](#)
- trees of objects, Hierarchy Browser
 - [104\(Ref\)](#)
- trees, browser, collapsing and expanding
 - [104\(Ref\)](#)
- trigger conditions [19\(DebugRef\)](#)
- trigger settings
 - reloading [18\(DebugRef\)](#)
 - saving [18\(DebugRef\)](#)
- trigger signal
 - exporting [120\(DebugUG\)](#), [27\(DebugRef\)](#)
- triggering
 - advance mode [23\(DebugRef\)](#)
 - always-armed [21\(DebugRef\)](#)
 - between IICEs
 - [116\(DebugUG\)](#), [77\(DebugRef\)](#)
 - complex [48\(DebugRef\)](#), [23\(DebugRef\)](#)
 - modes [50\(DebugUG\)](#), [112\(DebugUG\)](#)
 - simple [23\(DebugRef\)](#)
 - state machine
 - [132\(DebugUG\)](#), [23\(DebugRef\)](#), [24\(DebugRef\)](#)
 - state machines [48\(DebugRef\)](#)
- triggermode option [53\(DebugRef\)](#)
- triggers [83\(DebugRef\)](#)
 - complex [52\(DebugUG\)](#)
 - pre-configured [103\(DebugUG\)](#)
- triggerstates option [48\(DebugRef\)](#)
- triggertime option [52\(DebugRef\)](#)
- TriMatrix memory [531\(Ref\)](#)
- triple modular redundancy. See TMR
- tristates
 - black_box_tri_pins directive [59\(AttrRef\)](#)
 - converting drivers to muxes [675\(AttrRef\)](#)
 - pushing tristates, description
 - [461\(CmdRef\)](#)
 - pushing tristates, example [461\(CmdRef\)](#)
 - pushing tristates, pros and cons
 - [461\(CmdRef\)](#)
 - syn_tristate directive [671\(AttrRef\)](#)

tristates, Verilog [18\(HDLRef\)](#)
true dual-port block RAM [847\(Ref\)](#)
true dual-port RAM
 See also multi-port RAMs
TTFP compiler
 initial prototype [1205\(UG\)](#)
type casting [133\(HDLRef\)](#)
 SystemVerilog [128\(HDLRef\)](#)
typedef (SystemVerilog) [126\(HDLRef\)](#)

U

UCF
 clock priority with syn_clock_priority
 [169\(AttrRef\)](#)
 Vivado support [1135\(UG\)](#)
UCF constraints [285\(UG\)](#)
 converting to sdc manually [285\(UG\)](#)
 input files [289\(UG\)](#)
 supported [291\(UG\)](#)
 supported constraints [164\(Ref\)](#)
 translating for logic synthesis [286\(UG\)](#)
 translation examples [166\(Ref\)](#)
 unsupported [292\(UG\)](#)
ucf file
 using as input for logic design [286\(UG\)](#)
ucf file (Legacy). *See also* synplicity.ucf
ucf2sdc [285\(UG\)](#)
ucf2sdc.log file [290\(UG\)](#)
UINISIM library
 simulation [939\(Ref\)](#)
UMRBus [78\(DebugUG\)](#)
Uncomment Code [397\(CmdRef\)](#)
Undo command [396\(CmdRef\)](#), [13\(DebugRef\)](#)
Unfilter command [412\(CmdRef\)](#)
unfiltered schematic, compared with
 filtered [107\(Ref\)](#)
unfiltering [543\(CmdRef\)](#)
 FSM diagram [412\(CmdRef\)](#)
 schematic [543\(CmdRef\)](#)
unfiltering schematic [136\(Ref\)](#)
Unflatten Current Schematic command
 [540\(CmdRef\)](#)
Unified Power Format commands
 [677\(CmdRef\)](#)

Unified Power Format. *See* UPF
union construct (SystemVerilog)
 [131\(HDLRef\)](#)
unisim libraries
 Virtex 2 with ISE 11 [869\(Ref\)](#)
UNISIM library [869\(Ref\)](#)
UNIX
 configure external programs
 [547\(CmdRef\)](#)
unnamed blocks (SystemVerilog)
 [160\(HDLRef\)](#)
Unselect All command [545\(CmdRef\)](#)
 View menu (FSM Viewer) [412\(CmdRef\)](#)
unsigned arithmetic (VHDL) [207\(HDLRef\)](#)
unsigned functions [51\(HDLRef\)](#)
unsupported language constructs
 VHDL
 configuration declaration [295\(HDLRef\)](#)
 configuration specification
 [289\(HDLRef\)](#)
unsupported language constructs
 (VHDL) [203\(HDLRef\)](#)
unsupported.ucf [290\(UG\)](#)
UpdateMEM
 using [541\(UG\)](#)
updates from the Resource Center
 [579\(CmdRef\)](#)
UPF
 checking implementation [1235\(UG\)](#)
 description [1211\(UG\)](#)
 properties for schematic viewing
 [1237\(UG\)](#)
 specifying commands for [1212\(UG\)](#)
 specifying isolation cells [1216\(UG\)](#)
 specifying power domains [1213\(UG\)](#)
 specifying retention registers [1225\(UG\)](#)
 verification [1240\(UG\)](#)
UPF commands [677\(CmdRef\)](#)
 create_power_domain [683\(CmdRef\)](#)
 load_upf [690\(CmdRef\)](#)
 name_format [692\(CmdRef\)](#)
 set_isolation [698\(CmdRef\)](#)
 set_isolation_control [702\(CmdRef\)](#)
 set_retention [705\(CmdRef\)](#)
 set_retention_control [707\(CmdRef\)](#)
 set_scope [708\(CmdRef\)](#)
Uppercase command [397\(CmdRef\)](#)

up-to-date checking [294\(UG\)](#)
 copying job logs to log file [296\(UG\)](#)
 limitations [297\(UG\)](#)
 use ieee.std_logic_1164.all [675\(AttrRef\)](#)
 Use OFFSET for I/O constraints option [811\(AttrRef\)](#)
 use statement (VHDL) [218\(HDLRef\)](#)
 use synplify.attributes.all [675\(AttrRef\)](#)
 user interface
 Synplify Premier/DP tools [28\(Ref\)](#)
 Synplify Pro tool [28\(Ref\)](#)
 Synplify tool [28\(Ref\)](#)
 user interface, overview
 [35\(Ref\)](#), [7\(DebugUG\)](#)
 user-defined enumeration data types
 (VHDL) [206\(HDLRef\)](#)
 user-defined functions, SNS (VHDL)
 [244\(HDLRef\)](#)
 using [98\(UG\)](#)
 using the mouse [73\(Ref\)](#)
 utilities
 lib2syn [191\(Ref\)](#)
 sdc2fdc [156\(Ref\)](#), [145\(CmdRef\)](#)

V

v file [186\(Ref\)](#), [187\(Ref\)](#)
 variables
 accessing, get_env Tcl command
 [87\(CmdRef\)](#)
 reporting [87\(CmdRef\)](#)
 SystemVerilog [138\(HDLRef\)](#)
 variables (VHDL) [214\(HDLRef\)](#)
 VCS Simulator command [494\(CmdRef\)](#)
 Vendor Constraints
 Implementation Results panel,
 Implementation Options dialog
 box [448\(CmdRef\)](#)
 writing [448\(CmdRef\)](#)
 vendor technologies
 Achronix [445\(Ref\)](#)
 Intel [519\(Ref\)](#)
 Lattice [629\(Ref\)](#)
 Microsemi [745\(Ref\)](#)
 vendor-specific netlists
 [447\(Ref\)](#), [631\(Ref\)](#), [747\(Ref\)](#), [825\(Ref\)](#)

vendor-specific Tcl commands [808\(UG\)](#)
 Verdi [767\(UG\)](#)
 Verdi nWave viewer
 [121\(DebugUG\)](#), [122\(DebugUG\)](#)
 Verdi platform [37\(DebugUG\)](#)
 verification
 UPF [1240\(UG\)](#)
 Verilog
 'define statements [144\(UG\)](#)
 'ifdef and 'define statements
 [463\(CmdRef\)](#)
 'ifndef [104\(HDLRef\)](#)
 adding attributes and directives [150\(UG\)](#)
 adding probes [600\(UG\)](#)
 allow duplicate modules (Tcl option)
 [150\(CmdRef\)](#), [155\(CmdRef\)](#)
 always blocks [71\(HDLRef\)](#)
 combinational logic [82\(HDLRef\)](#)
 event control [83\(HDLRef\)](#)
 level-sensitive latches [88\(HDLRef\)](#)
 multiple event control arguments
 [71\(HDLRef\)](#)
 asynchronous sets and resets
 [91\(HDLRef\)](#)
 asynchronous state machines
 [99\(HDLRef\)](#)
 attribute syntax [109\(HDLRef\)](#)
 beta features [466\(CmdRef\)](#)
 black boxes [522\(UG\)](#), [100\(HDLRef\)](#)
 black boxes, instantiating [522\(UG\)](#)
 built-in gate primitives [17\(HDLRef\)](#)
 case sensitivity for Tcl Find command
 [238\(UG\)](#)
 checking source files [80\(UG\)](#)
 choosing a compiler [143\(UG\)](#)
 clock DLLs [898\(Ref\)](#)
 combinational logic [81\(HDLRef\)](#)
 combined data, port types [38\(HDLRef\)](#)
 comma-separated sensitivity list
 [39\(HDLRef\)](#)
 comments, syntax [77\(HDLRef\)](#)
 compiler, configuring [546\(CmdRef\)](#)
 constant function (Verilog 2001)
 [41\(HDLRef\)](#)
 continuous assignments
 [84\(HDLRef\)](#), [88\(HDLRef\)](#)
 creating source files [68\(UG\)](#)
 cross-module referencing [57\(HDLRef\)](#)
 crossprobing from HDL Analyst view
 [455\(UG\)](#)

- crossprobing to Physical Analyst [1092\(UG\)](#)
- defining FSMs [531\(UG\)](#)
- defining state machines with parameter and 'define [532\(UG\)](#)
- directive syntax [109\(HDLRef\)](#)
- editing operations [82\(UG\)](#)
- extract design parameters [463\(CmdRef\)](#)
- extracting parameters [144\(UG\)](#)
- flip-flops using always blocks [87\(HDLRef\)](#)
- Forward Annotation of Initial Values [299\(Ref\)](#)
- gate primitives [17\(HDLRef\)](#)
- generic technology library [190\(Ref\)](#)
- hierarchical design [102\(HDLRef\)](#)
- hierarchy [102\(HDLRef\)](#)
- ignored language constructs [15\(HDLRef\)](#)
- ignoring code with 'ifdef [104\(HDLRef\)](#)
- ignoring code with translate off/on [749\(AttrRef\)](#)
- include paths, updating [121\(UG\)](#)
- initial value data file [296\(Ref\)](#)
- initial values [72\(HDLRef\)](#)
- initial values for RAMs [294\(Ref\)](#)
- initial values for registers [72\(HDLRef\)](#)
- initializing RAMs [536\(UG\)](#)
- instantiating
 - black boxes [100\(HDLRef\)](#)
 - gate primitives [17\(HDLRef\)](#)
- instantiating LPMs as black boxes (Intel) [552\(UG\)](#)
- Intel LPM library [558\(UG\)](#)
- Intel LPM megafunction example [552\(UG\)](#)
- Intel PLLs [599\(Ref\)](#)
- language
 - constructs [14\(HDLRef\)](#)
- language guidelines [71\(HDLRef\)](#)
- level-sensitive latches [88\(HDLRef\)](#)
- library directories [459\(CmdRef\)](#)
- localparams (Verilog 2001) [50\(HDLRef\)](#)
- macro library (Xilinx) [869\(Ref\)](#)
- Microsemi ACTgen macros [816\(Ref\)](#)
- mixed language files [91\(UG\)](#)
- module template [76\(HDLRef\)](#)
- multidimensional array (Verilog 2001) [54\(HDLRef\)](#)
- multiplexer [83\(HDLRef\)](#)
- netlist file [200\(Ref\)](#)
- operators [14\(HDLRef\)](#)
- overriding parameter value

- with # [79\(HDLRef\)](#)
- with defparam [79\(HDLRef\)](#)
- PREP benchmarks [101\(HDLRef\)](#)
- primitives [17\(HDLRef\)](#)
- RLOCs [902\(Ref\)](#)
- ROM inference [304\(Ref\)](#)
- scalable adder, creating [79\(HDLRef\)](#)
- scalable modules [77\(HDLRef\)](#)
- scaling by overriding parameter value
 - with # (example) [79\(HDLRef\)](#)
 - with defparam (example) [79\(HDLRef\)](#)
- sequential logic [86\(HDLRef\)](#), [88\(HDLRef\)](#)
- sequential shift components [550\(UG\)](#)
- sets and resets [90\(HDLRef\)](#)
- signal assignments always blocks [87\(HDLRef\)](#)
- signed multipliers [70\(HDLRef\)](#)
- signed signals (Verilog 2001) [40\(HDLRef\)](#), [51\(HDLRef\)](#), [52\(HDLRef\)](#)
- simple gates [17\(HDLRef\)](#)
- source files (.v) [186\(Ref\)](#), [187\(Ref\)](#)
- specifying compiler directives [144\(UG\)](#), [463\(CmdRef\)](#)
- specifying top-level module [146\(UG\)](#)
- state machines [96\(HDLRef\)](#)
- state values (FSM) [98\(HDLRef\)](#)
- structural netlist file (.vm) [200\(Ref\)](#)
- structural Verilog [102\(HDLRef\)](#)
- supported language constructs [14\(HDLRef\)](#)
- supported standards [188\(Ref\)](#)
- syn_keep on multiple nets [358\(AttrRef\)](#)
- synchronous sets and resets [92\(HDLRef\)](#)
- synthesis macro [104\(HDLRef\)](#)
- synthesis text macro [104\(HDLRef\)](#)
- text macro [105\(HDLRef\)](#)
- tristate gates [18\(HDLRef\)](#)
- using library extensions [88\(UG\)](#)
- wildcard (*) in sensitivity list [37\(HDLRef\)](#), [39\(HDLRef\)](#)
- Verilog 2001 [188\(Ref\)](#)
 - constant statement [41\(HDLRef\)](#)
 - localparams [50\(HDLRef\)](#)
 - multidimensional array [54\(HDLRef\)](#)
 - setting global option from the Project view [143\(UG\)](#)
 - setting option per file [143\(UG\)](#)
 - signed signals [40\(HDLRef\)](#), [51\(HDLRef\)](#), [52\(HDLRef\)](#)
- Verilog panel [457\(CmdRef\)](#)
- Verilog 2001 support [37\(HDLRef\)](#)

- Verilog 95 [188\(Ref\)](#)
- verilog argument
 - Tcl [25\(CmdRef\)](#)
- Verilog include files
 - hierarchical designs [104\(HDLRef\)](#)
 - using _SEARCHFILENAMEONLY_ directive [467\(CmdRef\)](#)
- Verilog language support
 - [13\(HDLRef\)](#), [117\(HDLRef\)](#)
- Verilog library files
 - using library extensions [88\(UG\)](#)
- Verilog macro libraries
 - Lattice [667\(Ref\)](#)
 - Microsemi [815\(Ref\)](#)
- Verilog model (.vmd) [626\(UG\)](#)
- Verilog panel [457\(CmdRef\)](#)
 - Implementation Options dialog box [455\(CmdRef\)](#)
 - Multiple File Compilation Unit [458\(CmdRef\)](#)
 - options [457\(CmdRef\)](#)
 - Push Tristates [458\(CmdRef\)](#)
 - SystemVerilog [457\(CmdRef\)](#)
- Verilog source file (.v) [187\(Ref\)](#)
- Verilog Style Ports [250\(HDLRef\)](#)
- Verilog synthesis guidelines [63\(HDLRef\)](#)
- verilog_style_ports [176\(CmdRef\)](#)
- version information
 - [581\(CmdRef\)](#), [59\(DebugRef\)](#)
- vhd file [187\(Ref\)](#)
- vhd source file [187\(Ref\)](#)
- VHDL
 - accessing packages [218\(HDLRef\)](#)
 - adding attributes and directives [149\(UG\)](#)
 - adding probes [600\(UG\)](#)
 - adding source files to design library [216\(HDLRef\)](#)
 - assignment operators [210\(HDLRef\)](#)
 - assignments [257\(HDLRef\)](#)
 - asynchronous FSM created with process [281\(HDLRef\)](#)
 - asynchronous sets and resets [270\(HDLRef\)](#)
 - asynchronous state machines [280\(HDLRef\)](#)
 - attribute syntax [318\(HDLRef\)](#)
 - attributes package [318\(HDLRef\)](#)
 - black boxes [524\(UG\)](#), [316\(HDLRef\)](#)
 - black boxes, instantiating [524\(UG\)](#)
 - case sensitivity for Tcl Find command [238\(UG\)](#)
 - case statement [230\(HDLRef\)](#)
 - checking source file [80\(UG\)](#)
 - clock DLLs [898\(Ref\)](#)
 - clock edges [261\(HDLRef\)](#)
 - clock edges, wait statements [263\(HDLRef\)](#)
 - combinational logic
 - definition [238\(HDLRef\)](#)
 - examples [320\(HDLRef\)](#)
 - comments, syntax [258\(HDLRef\)](#)
 - compiler, configuring [546\(CmdRef\)](#)
 - compiling design units into libraries [216\(HDLRef\)](#)
 - component instantiation [239\(HDLRef\)](#)
 - concurrent signal assignments [235\(HDLRef\)](#)
 - conditional signal assignments [237\(HDLRef\)](#)
 - configuration
 - declaration [289\(HDLRef\)](#)
 - specification [286\(HDLRef\)](#)
 - configuration statement [296\(HDLRef\)](#)
 - constants [147\(UG\)](#), [215\(HDLRef\)](#)
 - SNS (Selected Name Support) [241\(HDLRef\)](#)
 - creating source files [68\(UG\)](#)
 - crossprobing from HDL Analyst view [455\(UG\)](#)
 - crossprobing to Physical Analyst [1092\(UG\)](#)
 - D flip-flop with active-high reset, set
 - asynchronous [271\(HDLRef\)](#)
 - synchronous [273\(HDLRef\)](#)
 - data types [205\(HDLRef\)](#)
 - guidelines [257\(HDLRef\)](#)
 - declaring and assigning objects [209\(HDLRef\)](#)
 - default assignment [278\(HDLRef\)](#)
 - defining FSMs [532\(UG\)](#)
 - demand loading [246\(HDLRef\)](#)
 - design libraries [216\(HDLRef\)](#)
 - detecting reset problems [279\(HDLRef\)](#)
 - directive syntax [318\(HDLRef\)](#)
 - dynamic range assignment [210\(HDLRef\)](#)
 - editing operations [82\(UG\)](#)
 - enumerated types as state values [278\(HDLRef\)](#)

- enumeration encoding, default [453\(CmdRef\)](#), [258\(HDLRef\)](#)
- events, defining outside process [262\(HDLRef\)](#)
- extracting generics [147\(UG\)](#)
- flip-flops [259\(HDLRef\)](#)
- forgotten assignment to next state, detecting [280\(HDLRef\)](#)
- FSM coding style [276\(HDLRef\)](#)
- generics for scalable designs [311\(HDLRef\)](#)
- global signals in mixed designs [94\(UG\)](#)
- hierarchical designs [282\(HDLRef\)](#)
- if-then-else statement [229\(HDLRef\)](#)
- ignored language constructs [204\(HDLRef\)](#)
- ignoring code with synthesis off/on [453\(CmdRef\)](#)
- initialization state, extra [279\(HDLRef\)](#)
- initializing RAMs with variable declarations [539\(UG\)](#)
- initializing with signal declarations [537\(UG\)](#)
- instantiating
 - black boxes [316\(HDLRef\)](#)
 - components [220\(HDLRef\)](#), [239\(HDLRef\)](#)
- instantiating components [220\(HDLRef\)](#)
- instantiating LPMs as black boxes (Intel) [552\(UG\)](#)
- integer data type [207\(HDLRef\)](#)
- Intel LPM megafunction example [554\(UG\)](#)
- Intel PLLs [599\(Ref\)](#)
- language
 - constructs [202\(HDLRef\)](#), [204\(HDLRef\)](#)
 - guidelines [257\(HDLRef\)](#)
 - support [201\(HDLRef\)](#)
- latch error, example [267\(HDLRef\)](#)
- level-sensitive latches
 - concurrent signal assignment [264\(HDLRef\)](#)
 - process blocks [265\(HDLRef\)](#)
 - unwanted [267\(HDLRef\)](#)
- libraries [216\(HDLRef\)](#)
 - attributes, supplied with synthesis tool [188\(Ref\)](#), [217\(HDLRef\)](#)
- library and package rules [219\(HDLRef\)](#)
- library packages
 - accessing [218\(HDLRef\)](#)
 - attributes package [318\(HDLRef\)](#)
 - IEEE support [202\(HDLRef\)](#)
 - predefined [217\(HDLRef\)](#)
 - library statement [218\(HDLRef\)](#)
 - LPM instantiation example [557\(UG\)](#)
 - macro libraries, Microsemi [815\(Ref\)](#)
 - macro library (Xilinx) [869\(Ref\)](#)
 - mixed language files [91\(UG\)](#)
 - model template [258\(HDLRef\)](#)
 - naming objects [209\(HDLRef\)](#)
 - object naming syntax [209\(HDLRef\)](#)
 - operators [222\(HDLRef\)](#)
 - packages [216\(HDLRef\)](#)
 - ports [212\(HDLRef\)](#)
 - predefined enumeration types [205\(HDLRef\)](#)
 - predefined packages [217\(HDLRef\)](#)
 - PREP benchmarks [322\(HDLRef\)](#)
 - prepared components method of instantiation [557\(UG\)](#)
 - process keyword [227\(HDLRef\)](#)
 - process template [260\(HDLRef\)](#)
 - modeling combinational logic [227\(HDLRef\)](#)
 - processes [257\(HDLRef\)](#)
 - creating flip-flops and registers [259\(HDLRef\)](#)
 - registers [259\(HDLRef\)](#)
 - reset signals [270\(HDLRef\)](#)
 - resource library, creating [219\(HDLRef\)](#)
 - resource sharing [238\(HDLRef\)](#)
 - RLOCs [902\(Ref\)](#)
 - RTL view primitives [271\(HDLRef\)](#)
 - scalable architecture, using [312\(HDLRef\)](#)
 - scalable design
 - creating using generate statements [314\(HDLRef\)](#)
 - creating using generics [311\(HDLRef\)](#)
 - creating using unconstrained vector ports [310\(HDLRef\)](#)
 - scalable designs [310\(HDLRef\)](#)
 - generate statement [314\(HDLRef\)](#)
 - generics [311\(HDLRef\)](#)
 - unconstrained vector ports [310\(HDLRef\)](#)
- Selected Name Support (SNS) [241\(HDLRef\)](#)
- selected signal assignments [236\(HDLRef\)](#)
- sensitivity list [227\(HDLRef\)](#)
- sequential logic [238\(HDLRef\)](#)
 - examples [321\(HDLRef\)](#)
- sequential shift components [549\(UG\)](#)
- sequential statements [228\(HDLRef\)](#)
- set signals [270\(HDLRef\)](#)

- sharing operators in case statements [238\(HDLRef\)](#)
- signal assignments [210\(HDLRef\)](#)
 - concurrent [235\(HDLRef\)](#)
 - conditional [237\(HDLRef\)](#)
 - selected [236\(HDLRef\)](#)
 - simple [236\(HDLRef\)](#)
- signals [212\(HDLRef\)](#)
- simple component instantiation [239\(HDLRef\)](#)
- simple signal assignments [236\(HDLRef\)](#)
- simulation using enumerated types [279\(HDLRef\)](#)
- SNS [241\(HDLRef\)](#)
 - constants [241\(HDLRef\)](#)
 - demand loading [246\(HDLRef\)](#)
 - functions and operators [242\(HDLRef\)](#)
 - user-defined function support [244\(HDLRef\)](#)
- source files (.vhd) [187\(Ref\)](#)
- specifying top-level entity [146\(UG\)](#)
- state machines [274\(HDLRef\)](#)
- statements
 - case [230\(HDLRef\)](#)
 - generate [314\(HDLRef\)](#)
 - if-then-else [229\(HDLRef\)](#)
 - library [218\(HDLRef\)](#)
 - use [218\(HDLRef\)](#)
 - wait [263\(HDLRef\)](#)
- structural netlist file (.vhm) [200\(Ref\)](#)
- supported language constructs [202\(HDLRef\)](#)
- supported standards [187\(Ref\)](#)
- synchronous FSM from concurrent assignment statement [281\(HDLRef\)](#)
- synchronous sets and resets [271\(HDLRef\)](#)
- synthesis
 - attributes and directives [318\(HDLRef\)](#)
 - examples [320\(HDLRef\)](#)
 - guidelines [256\(HDLRef\)](#)
- unsupported language constructs [203\(HDLRef\)](#)
 - configuration declaration [295\(HDLRef\)](#)
 - configuration specification [289\(HDLRef\)](#)
- use statement [218\(HDLRef\)](#)
- user-defined enumeration data types [206\(HDLRef\)](#)
- variables [214\(HDLRef\)](#)
- wait statement inside process [263\(HDLRef\)](#)
- VHDL 2008 [329\(HDLRef\)](#)
 - enabling [341\(HDLRef\)](#)
 - operators [330\(HDLRef\)](#)
 - packages [339\(HDLRef\)](#)
- vhd argument
 - Tcl [25\(CmdRef\)](#)
- VHDL assignment
 - dynamic range [210\(HDLRef\)](#)
- VHDL components
 - configuration declarations [289\(HDLRef\)](#)
 - creating resource library [220\(HDLRef\)](#)
 - instantiating [220\(HDLRef\)](#), [239\(HDLRef\)](#)
 - specifying configurations [287\(HDLRef\)](#)
 - vendor macro libraries [220\(HDLRef\)](#)
- VHDL Expand Complex Ports [246\(HDLRef\)](#)
- VHDL files
 - adding library [114\(UG\)](#)
 - adding third-party package library [114\(UG\)](#)
- VHDL generic mapping
 - configuration statement [296\(HDLRef\)](#)
- VHDL libraries
 - compiling design units [216\(HDLRef\)](#)
 - setting up [423\(CmdRef\)](#)
- VHDL library
 - specifying non-default (Intel) [524\(Ref\)](#)
- VHDL macro libraries
 - Lattice [668\(Ref\)](#)
- VHDL models [95\(DebugRef\)](#)
- VHDL multiple entities
 - configuration statement [298\(HDLRef\)](#)
- VHDL panel
 - DesignWare options [455\(CmdRef\)](#), [460\(CmdRef\)](#)
 - Implementation Options dialog box [451\(CmdRef\)](#)
- VHDL port mapping
 - configuration statement [297\(HDLRef\)](#)
- VHDL source file (.vhd) [187\(Ref\)](#)
- vhm file [200\(Ref\)](#)
- vi text editor [87\(UG\)](#)
- View FSM command [545\(CmdRef\)](#)
- View FSM Info File command [545\(CmdRef\)](#)
- View Log File command [410\(CmdRef\)](#)
- View menu [409\(CmdRef\)](#), [14\(DebugRef\)](#)

- Filter submenu [412\(CmdRef\)](#)
- Log File command [414\(CmdRef\)](#)
- Rats Nest submenu [634\(CmdRef\)](#)
- RTL and Technology view commands [410\(CmdRef\)](#)
- View Result File command [410\(CmdRef\)](#)
- View Sheets command [411\(CmdRef\)](#)
- views [55\(Ref\)](#), [434\(Ref\)](#)
 - FSM [105\(Ref\)](#)
 - Project [36\(Ref\)](#)
 - removing [78\(Ref\)](#)
 - RTL [100\(Ref\)](#)
 - Technology [102\(Ref\)](#)
- Virtex
 - clock buffers [897\(Ref\)](#)
 - I/O buffers [900\(Ref\)](#)
 - netlist [825\(Ref\)](#)
 - PCI core [875\(Ref\)](#)
- virtual clock, setting (Legacy) [263\(UG\)](#)
- Visual Properties command [411\(CmdRef\)](#)
- Vivado
 - environment variables [1136\(UG\)](#)
 - flow [1134\(UG\)](#)
 - launching [97\(CmdRef\)](#)
 - netlists [1134\(UG\)](#)
 - options file [1141\(UG\)](#), [1142\(UG\)](#)
 - running [1137\(UG\)](#)
 - running incrementally [1145\(UG\)](#)
 - running place-and-route [1133\(UG\)](#)
- Vivado IP [750\(UG\)](#)
 - importing [750\(UG\)](#)
 - importing netlists [750\(UG\)](#)
- vm file [200\(Ref\)](#)
- vqm
 - inferred Clearbox [700\(UG\)](#)
 - instantiated Clearbox [703\(UG\)](#)
- vqm files
 - naming requirements [621\(Ref\)](#)

W

- wait statement, inside process (VHDL) [263\(HDLRef\)](#)
- warning messages
 - definition [81\(UG\)](#)
- warnings
 - feedback muxes [565\(UG\)](#)

- filtering [317\(UG\)](#)
- sorting [317\(UG\)](#)
- watch command [83\(DebugRef\)](#)
- watch icon
 - color coding [36\(DebugUG\)](#)
- Watch window [309\(UG\)](#)
 - moving [310\(UG\)](#), [316\(UG\)](#)
 - multiple implementations [130\(UG\)](#)
 - resizing [310\(UG\)](#), [316\(UG\)](#)
- Watch Window. *See* Log Watch window
- watchdog mode
 - complex counter [52\(DebugRef\)](#)
- watchpoints [83\(DebugRef\)](#), [20\(DebugRef\)](#)
 - activating [97\(DebugUG\)](#), [99\(DebugUG\)](#)
 - combined with breakpoints [23\(DebugRef\)](#)
 - deactivating [98\(DebugUG\)](#)
 - folded [101\(DebugUG\)](#)
 - hexadecimal values [14\(DebugRef\)](#)
 - multiple [23\(DebugRef\)](#)
 - searching [42\(DebugRef\)](#)
 - transition [13\(DebugRef\)](#)
- waveform command [87\(DebugRef\)](#)
- waveform display
 - [94\(DebugUG\)](#), [34\(DebugRef\)](#), [53\(DebugRef\)](#)
- waveform viewers
 - Verdi [121\(DebugUG\)](#)
- web browser
 - specifying for UNIX [575\(CmdRef\)](#)
- web updates [579\(CmdRef\)](#)
- What's Cool [69\(Ref\)](#)
- What's New [69\(Ref\)](#)
- while-loop statement [232\(HDLRef\)](#)
- white boxes
 - defined for ise2syn flow [783\(UG\)](#)
 - EDK cores [783\(UG\)](#)
 - ise2syn [484\(CmdRef\)](#)
 - using syn_macro on non-secure cores [771\(UG\)](#)
- wide adder/subtractor [866\(Ref\)](#)
- wide adders/subtractors
 - example [874\(Ref\)](#)
 - inferring [872\(Ref\)](#)
 - prerequisites for inference [873\(Ref\)](#)
- wildcards
 - effect of search scope [446\(UG\)](#)

- Find command (Tcl) [238\(UG\)](#)
 - in hierarchies [14\(DebugRef\)](#)
 - in path names [12\(DebugRef\)](#)
 - message filter [319\(UG\)](#)
 - Tcl find command [216\(CmdRef\)](#)
 - text Find
 - [398\(CmdRef\)](#), [28\(DebugRef\)](#), [35\(DebugRef\)](#)
 - text replacement [407\(CmdRef\)](#)
 - timing analyzer [531\(CmdRef\)](#)
 - Verilog sensitivity list
 - [37\(HDLRef\)](#), [39\(HDLRef\)](#)
 - wildcards (Find)
 - examples [448\(UG\)](#)
 - how they work [387\(UG\)](#), [446\(UG\)](#)
 - wildcards (Physical Analyst)
 - in Find command [1083\(UG\)](#)
 - window
 - Project [36\(Ref\)](#)
 - windows [55\(Ref\)](#), [434\(Ref\)](#)
 - closing
 - [88\(Ref\)](#), [30\(DebugRef\)](#), [32\(DebugRef\)](#)
 - console [24\(DebugRef\)](#)
 - log watch [56\(Ref\)](#)
 - removing [78\(Ref\)](#)
 - Windows, 64-bit mapping [442\(CmdRef\)](#)
 - wires, preserving with syn_keep directive [357\(AttrRef\)](#)
 - WNID_UG_PNR_SCRIPTS [1119\(UG\)](#)
 - working directory
 - displaying [59\(DebugRef\)](#)
 - write fsdb command [89\(DebugRef\)](#)
 - write instrumentation command
 - [90\(DebugRef\)](#)
 - Write Output Netlist Only command [492\(CmdRef\)](#)
 - write samples command [92\(DebugRef\)](#)
 - write vcd command [94\(DebugRef\)](#)
 - write vhdlmodel command [95\(DebugRef\)](#)
 - write_vhdl [150\(CmdRef\)](#)
- ## X
- xc_area_group (Xilinx) [753\(AttrRef\)](#)
 - xc_clockbuftype attribute [759\(AttrRef\)](#)
 - specifying [897\(Ref\)](#)
 - xc_fast attribute [765\(AttrRef\)](#)
 - for critical paths [868\(Ref\)](#)
 - xc_fast_auto attribute [769\(AttrRef\)](#)
 - xc_global_buffers
 - and syn_global_buffers [771\(AttrRef\)](#)
 - xc_global_buffers attribute [771\(AttrRef\)](#)
 - xc_isgsr directive [775\(AttrRef\)](#)
 - xc_loc attribute [777\(AttrRef\)](#)
 - assigning locations in SCOPE [890\(Ref\)](#)
 - xc_map attribute [781\(AttrRef\)](#)
 - relative location [901\(Ref\)](#)
 - xc_padtype attribute [787\(AttrRef\)](#)
 - specifying I/Os [900\(Ref\)](#)
 - xc_props attribute [789\(AttrRef\)](#)
 - xc_rloc attribute [797\(AttrRef\)](#)
 - specifying relative location [902\(Ref\)](#)
 - xc_slow attribute [803\(AttrRef\)](#)
 - xc_use_keep_hierarchy attribute [805\(AttrRef\)](#)
 - xc_use_timespec_for_io attribute [811\(AttrRef\)](#)
 - xc_uset attribute [817\(AttrRef\)](#)
 - grouping instances for relative placement [902\(Ref\)](#)
 - using to group instances [902\(Ref\)](#)
 - xcf files
 - translating to sdc [289\(UG\)](#)
 - xdc2fdc
 - debugging translation [765\(UG\)](#)
 - xfow and xtclsh [936\(Ref\)](#)
 - Xilinx
 - asymmetric block RAM [846\(Ref\)](#)
 - attributes [940\(Ref\)](#)
 - black boxes [855\(Ref\)](#), [858\(Ref\)](#)
 - block RAMs [847\(Ref\)](#)
 - byte-enable RAM [288\(Ref\)](#)
 - byte-enable RAM inference [288\(Ref\)](#)
 - clock buffers [897\(Ref\)](#)
 - clock skew [910\(Ref\)](#)
 - compile point timing data [909\(Ref\)](#)
 - compile points [937\(Ref\)](#)
 - CoreGen [875\(Ref\)](#)
 - CPLD device options [924\(Ref\)](#)
 - CPLD options [926\(Ref\)](#)
 - CPLD project command [928\(Ref\)](#)
 - CPLD technologies [924\(Ref\)](#), [928\(Ref\)](#)

DDR register inference [851\(Ref\)](#)
design guidelines [868\(Ref\)](#)
directives [940\(Ref\)](#)
distributed RAM [274\(Ref\)](#)
distributed RAM inference [271\(Ref\)](#)
DSP component [215\(AttrRef\)](#), [223\(AttrRef\)](#)
dynamic SRL tables [853\(Ref\)](#)
fanout limits [905\(Ref\)](#)
forward-annotating properties
 [789\(AttrRef\)](#)
gated clocks [908\(Ref\)](#)
generated clocks [908\(Ref\)](#)
GSR [871\(Ref\)](#)
I/O buffers [900\(Ref\)](#)
I/O insertion, manual [894\(Ref\)](#)
I/O locations [857\(Ref\)](#), [889\(Ref\)](#)
including cores for synthesis [771\(UG\)](#)
inferring dynamic SRL [853\(Ref\)](#)
inferring I/O buffers with syn_diff_io
 [183\(AttrRef\)](#)
INIT property [879\(Ref\)](#)
INIT property, VHDL [882\(Ref\)](#)
instantiating I/O pads [856\(Ref\)](#)
IP cores [768\(UG\)](#), [875\(Ref\)](#)
launching Vivado [97\(CmdRef\)](#)
macro libraries [869\(Ref\)](#)
macros [869\(Ref\)](#)
mapping latches [855\(Ref\)](#)
multi-port RAMs [847\(Ref\)](#)
non-secure core flow [771\(UG\)](#)
OFFSET for I/O constraints [811\(AttrRef\)](#)
packing IOBs [856\(Ref\)](#)
packing registers [886\(Ref\)](#)
pad types [787\(AttrRef\)](#)
partition flow [1154\(UG\)](#)
pipelining [907\(Ref\)](#)
place & route options file [606\(CmdRef\)](#)
place-and-route option file, Vivado
 [1141\(UG\)](#)
post-synthesis simulation [939\(Ref\)](#)
register balancing [907\(Ref\)](#)
register inference [849\(Ref\)](#)
relative locations attributes [866\(Ref\)](#)
resource usage report [930\(Ref\)](#)
retiming [907\(Ref\)](#)
running from synthesis tool [547\(CmdRef\)](#)
secure core flow [771\(UG\)](#)
shift registers [545\(UG\)](#)
SLR [827\(Ref\)](#)
Spartan device options [914\(Ref\)](#)
Spartan options [917\(Ref\)](#)
Spartan project command [924\(Ref\)](#)
Spartan technologies [922\(Ref\)](#)
specifying pin location [857\(Ref\)](#), [889\(Ref\)](#)
startup blocks [871\(Ref\)](#)
synthesis constraint files (Legacy)
 [280\(UG\)](#)
synthesis design flows [828\(Ref\)](#)
technologies [823\(Ref\)](#)
TIMESPEC for I/O constraints
 [811\(AttrRef\)](#)
tips for optimizing [868\(Ref\)](#)
translating PAD file to constraint file
 [497\(CmdRef\)](#)
true dual-port RAM. *See* multi-port
 RAMs
updating compile points [909\(Ref\)](#)
URAM Pipelining [845\(Ref\)](#)
using BUFR [896\(Ref\)](#)
Virtex device options [914\(Ref\)](#)
Virtex options [917\(Ref\)](#)
Virtex project command [924\(Ref\)](#)
Virtex technologies [922\(Ref\)](#)
XC4000 project command [924\(Ref\)](#)
Xilinx differential I/O buffer inference
 [856\(Ref\)](#), [895\(Ref\)](#)
Xilinx DSP48 register conversion
 [161\(AttrRef\)](#), [169\(AttrRef\)](#), [493\(AttrRef\)](#)
Xilinx forward-annotation
 datapath only [357\(CmdRef\)](#)
Xilinx parallel cable settings [41\(DebugRef\)](#)
Xilinx Parameterized Macro [107\(UG\)](#)
Xilinx Partition Flow
 using the standalone XML converter
 [206\(CmdRef\)](#)
Xilinx Partition flow
 syn_sxml2pxml Tcl command
 [206\(CmdRef\)](#)
Xilinx projects
 converting with ise2syn
 [773\(UG\)](#), [482\(CmdRef\)](#)
Xilinx SSI technology [827\(Ref\)](#)
Xilinx USB cable settings [42\(DebugRef\)](#)
Xilinx Vivado 2018.3 [107\(UG\)](#)
XILINX_VIVADO [108\(UG\)](#)
Xilinxauto cable settings [43\(DebugRef\)](#)
XML converter
 using Xilinx Partition Flow [206\(CmdRef\)](#)

xnf file (Xilinx) [824\(Ref\)](#)
xpartition.pxml file [1161\(UG\)](#)
XPM [107\(UG\)](#)
XPM-memory [108\(UG\)](#)
xtclsh executable [936\(Ref\)](#)

Z

zoom
 using the mouse wheel and Ctrl key
 [77\(Ref\)](#)
zoom mouse pointer [410\(CmdRef\)](#)
Zoom Out command [410\(CmdRef\)](#)
Zoom Selected command
 Physical Analyst view [660\(CmdRef\)](#)
zoom selected objects (Physical Analyst)
 [1062\(UG\)](#)