

# IPA Project : Y-86 Instruction Set Architecture

---

Team Name - SIGMA

Team members - Pallav Subrahmanyam Koppiseti (2020102070) , KNV Karthikeya (2020102003)

## Final report :-

---

We have implemented a sequential y86 architecture processor using Verilog, which can be divided into 5 modules.

- Fetch
- Decode
- Execute
- Memory
- PC update/writeback

The commands supported by our processor are :-

- ihalt
- inop
- irmovq
- iirmovq
- irmmovq
- imrmovq
- iopq
- ijxx
- icall
- iret
- ipushq
- ipop

Byte	0	1	2	3	4	5	
nop	0	0					
halt	1	0					
rrmovl rA, rB	2	0	rA	rB			
irmovl V, rB	3	0	8	rB	V		
rmmovl rA, D(rB)	4	0	rA	rB	D		
mrmovl D(rB), rA	5	0	rA	rB	D		
OpI rA, rB	6	fn	rA	rB			
jXX Dest	7	fn	Dest				
call Dest	8	0	Dest				
ret	9	0					
pushl rA	A	0	rA	8			
popl rA	B	0	rA	8			Standard
iaddl V, rB	C	0	8	rB	V		
leave	D	0					


\*\*The above image depicts the Y86-64 Instruction set\*\*

## ## Sequential Processor

### Fetch :-


In the fetch stage, foremost step is to fetch the instruction from the memory address that is currently stored in the PC (program counter) and stored into the instruction register. Now, when this step ends, the PC points to the next instruction to be read in the next cycle and the cycle continues like this to fetch all the instructions. The first four bits are assigned to icode and the next 4 bits are assigned to ifun by the split module, if the pc points to a valid address in the

instruction memory. The align module describes how the processor extracts the remaining fields from an instruction, depending on whether or not the instruction has a register specifier byte. The last module used in Fetch module is known as pc\_inc\_ that is used to generate signal named valP, which is based upon the other values from other units.



## Decode :-

In the decode, we take icode, rA and rB as inputs and then depending on the value of icode we read rA and assign it to valA, also read rB, and assign it to valB. The srcA and srcB blocks will determine whether we need to write valA, valB depending on icode. The block named register file in the diagram is used to get the values from the registers used in the instructions which is to be decoded. d. The ports A and B have address inputs as srcA and srcB. Ports E and M have address inputs dstE and dstM. The destination where valE is stored is held by the register ID dstE, similarly for valM its held by dstM. In the write back, valE and valM needs to write into the register file depending on the icode.



Attached below is the simulated output for the given testbench of the decode module -

```
karthikeya@groke ~/Desktop/2-2/IPA/project-sigma/seq > main > ./a.out
cnd = 0 icode = 0010 rA = 0010 rB = 0010 srcA = 2 srcB = 15
cnd = 1 icode = 0010 rA = 0010 rB = 0010 srcA = 2 srcB = 15
cnd = 0 icode = 0011 rA = 0000 rB = 1000 srcA = 15 srcB = 15
cnd = 1 icode = 0011 rA = 0000 rB = 1000 srcA = 15 srcB = 15
cnd = 0 icode = 0100 rA = 1100 rB = 0101 srcA = 15 srcB = 5
cnd = 1 icode = 0100 rA = 1100 rB = 0101 srcA = 15 srcB = 5
cnd = 0 icode = 0101 rA = 1110 rB = 1001 srcA = 15 srcB = 9
cnd = 1 icode = 0101 rA = 1110 rB = 1001 srcA = 15 srcB = 9
cnd = 0 icode = 0110 rA = 0011 rB = 0001 srcA = 3 srcB = 1
cnd = 1 icode = 0110 rA = 0011 rB = 0001 srcA = 3 srcB = 1
cnd = 0 icode = 1000 rA = 0000 rB = 1110 srcA = 15 srcB = 4
cnd = 1 icode = 1000 rA = 0000 rB = 1110 srcA = 15 srcB = 4
cnd = 0 icode = 1001 rA = 0100 rB = 1001 srcA = 4 srcB = 4
cnd = 1 icode = 1001 rA = 0100 rB = 1001 srcA = 4 srcB = 4
cnd = 0 icode = 1010 rA = 0101 rB = 1101 srcA = 5 srcB = 4
cnd = 1 icode = 1010 rA = 0101 rB = 1101 srcA = 5 srcB = 4
cnd = 0 icode = 1011 rA = 0000 rB = 0000 srcA = 4 srcB = 4
cnd = 1 icode = 1011 rA = 0000 rB = 0000 srcA = 4 srcB = 4
cnd = 0 icode = 1011 rA = 0000 rB = 0000 srcA = 4 srcB = 4
```

## **Execute :-**

The execute module is used to carry out the functional operations which are implemented by ALU. This stage computes the effective memory address, increments or decrements of the stack pointer. The module is used to send the decoded data as control signals to the functional units and then the required instructions are carried out before being transferred to the ALU, and finally the result being stored in the register. For conditional move instruction, the condition codes will be evaluated here, having inputs valC, valA, valB, icode and ifun. Based on the inputs the module outputs valE and sets the cnd bit.

Our ALU generates the three signals everytime it operates on which the condition codes are based, i.e zero, sign, overflow. The execute stage connects to the memory stage, that determines where to store the computed values in memory.

## **64 Bit ALU**

---

Functions performed by the ALU:

1. ADD - 64 bits
2. SUBTRACT - 64 bits
3. AND - 64 bits
4. XOR - 64 bits

**Objective: To Build a 64 Bit ALU which can carry put the following functions.**

- ADD
- SUB
- AND
- XOR

Two 64 bit inputs and a 2 - bit control signal is given to the ALU. The 2 - bit control signal controls the final output of the ALU and decides which functions output to take.

Control 0 - ADD x and y

Control 1 - Subtract x and y

Control 2 - AND x and y

Control 3 - XOR x and y

## Modules

### 1. ADD

Control Signal for ADD = 00

Deployed a full adder with initial carry bit = 0.

An array of 64 full adders is used. 64 length long arrays of  $sum[64]$  and  $carry[64]$  are used. The carry\_out of the full adder is the carry\_in of the next full adder. S

Since we are making a full adder the initial carry is 0.  $\therefore carry[0] = 0$ .

For calculating the sum and carry of each full adder we use the following equations:

Taking A and B to be 2 - 64 bit inputs.

$$\begin{aligned} sum[i] &= (A[i] \oplus B[i]) \oplus carry[i] \\ carry[i + 1] &= (A[i] \oplus B[i]) \cdot carry[i] + A[i] \cdot B[i] \\ \therefore carry_{out} &= (A[i] \oplus B[i]) \cdot carry_{in} + A[i] \cdot B[i] \end{aligned}$$

Truth Table:

$A[i]$	$B[i]$	$carry[i]$	$carry[i + 1]$	$sum[i]$
-----	-----	-----	-----	-----
0	0	0	0	0

0	9	1	0	1	
0	1	0	0	1	
0	1	1	1	0	
1	0	0	0	1	
1	0	1	1	0	
1	1	0	1	0	
1	1	1	1	1	

To detect the overflow we xor the last 2 carry's.

$$\text{Overflow} = \text{carry}[63] \oplus \text{carry}[64]$$

**Code for ADD operation:**

```

module add64(a,b,sum,of);

input signed [63:0] a,b;

output signed [63:0] sum;

output of;


// carry out

wire [64:0] carry;

assign carry[0] = 1'b0;


genvar i;

generate

for (i = 0; i < 64; i = i + 1)

begin

    add11 x(a[i], b[i], carry[i], sum[i],carry[i + 1]);

end

endgenerate


xor(of, carry[64], carry[63]);


endmodule

```

Code for full adder (module add11)



```
module add11(a,b,carry_in,sum,carry_out);  
  
input a,b,carry_in;  
  
output sum,carry_out;  
  
  
wire t1,t2,t3;  
  
xor (sum,a,b,carry_in);  
  
xor (t1,a,b);  
  
and (t2,t1,carry_in);  
  
and (t3,a,b);  
  
or (carry_out,t2,t3);  
  
  
endmodule
```

Testbench

```

module testbench;

reg signed [63:0] a;

reg signed [63:0] b;

wire signed [63:0] sum;

wire signed of;

add64 y(a,b,sum,of);


initial begin

    $dumpfile("add64.vcd");

    $dumpvars(0,testbench);

    $monitor($time, " x=%b \n\t\t y=%b \n\t\t sum=%b\n\t\t overflow = %b", a, b, sum,of);

    a = 64'b01;

    b = 64'b11;

    #5 a = 64'd10; b = 64'd21;

    #10 a = 64'd546 ; b = 64'd7;

    #15 a = 64'd9223372036854775807; b = 64'd1;


end


endmodule

```

Output:



```

module sub64(a,b,sum,of);

input signed [63:0] a,b;

output signed [63:0] sum;

output of;


// 2's complement addition


wire signed [63:0] not_b;


not64 func(b,not_b);


wire [64:0] carry;

assign carry[0] = 1'b1;


genvar i;

generate

for (i = 0; i < 64; i = i + 1)

begin

    add11 x(a[i], not_b[i], carry[i], sum[i],carry[i + 1]);

end

endgenerate


xor(of, carry[64], carry[63]);


endmodule

```

Code for the "NOT" module:

```
module not64(b,not_b);  
  
input signed [63:0] b;  
  
output signed [63:0] not_b;  
  
  
genvar i;  
  
generate for (i = 0; i < 64 ; i = i + 1)  
  
begin  
  
    not(not_b[i],b[i]);  
  
end  
  
endgenerate  
  
endmodule
```

Testbench:

```

module testbench;

reg signed [63:0] a;

reg signed [63:0] b;

wire signed [63:0] sum;

wire signed of;

sub64 y(a,b,sum,of);


initial begin

    $dumpfile("sub64.vcd");

    $dumpvars(0,testbench);

    $monitor($time, " x=%b \n\t\t y=%b \n\t\t sum=%b\n\t\t overflow = %b", a, b, sum,of);

    a = 64'b01;

    b = 64'b11;

    #5 a = 64'd10; b = 64'd21;

    #10 a = 64'd546 ; b = 64'd7;

    #15 a = 64'd9223372036854775807; b = ~64'd1;

end

endmodule

```

Output:



```
module and64(a,b,out);

input signed [63:0] a;

input signed [63:0] b;

output signed [63:0] out;

genvar i;

generate for (i = 0 ; i <= 63 ; i = i + 1) begin

    and (out[i],a[i],b[i]);

end

endgenerate

endmodule
```

Testbench:



```

module testbench;

reg signed [63:0] a;

reg signed [63:0] b;

wire signed [63:0] out;

and64 func(a,b,out);


initial begin

    $dumpfile("and64.vcd");

    $dumpvars(0,testbench);

    $monitor($time, " x=%b \n\t\t y=%b \n\t\t out=%b\n\t\t" , a, b, out);

    a = 64'b0101;

    b = 64'b11;

    #5 a = 64'b11110101; b = 64'd211;

    #10 a = 64'd456; b = 64'd789;

    #15 a = 64'd123; b = 64'd456;

end

endmodule

```

Output:



```
module xor64(a,b,out);

input signed [63:0] a;

input signed [63:0] b;

output signed [63:0] out;

genvar i;

generate for (i = 0 ; i <= 63 ; i = i + 1) begin

    xor (out[i],a[i],b[i]);

end

endgenerate

endmodule
```

Testbench:

```

module testbench;

reg signed [63:0] a;

reg signed [63:0] b;

wire signed [63:0] out;

xor64 func(a,b,out);


initial begin

    $dumpfile("xor64.vcd");

    $dumpvars(0,testbench);

    $monitor($time, " x=%b \n\t\t y=%b \n\t\t out=%b\n\t\t" , a, b, out);

    a = 64'b0101;

    b = 64'b11;

    #5 a = 64'b11110101; b = 64'd211;

    #10 a = 64'd456; b = 64'd789;

    #15 a = 64'd123; b = 64'd456;

end

endmodule

```

Output:



```

`include "../xor/xor64.v"

`include "../add/add1.v"

`include "../sub/not.v"

`include "../add/add64.v"

`include "../sub/sub64.v"

`include "../and/and64.v"


module alu(a,b,select,out,of);

input signed [63:0] a,b;

input signed [1:0] select;

output signed [63:0] out;

output of;


wire signed [63:0] dummy_1,dummy_2,dummy_3,dummy_4;

wire signed of1,of2;

reg signed [63:0] dummy_out;

reg signed dummy_of;


and64 func1(a,b,dummy_1);

xor64 func2(a,b,dummy_2);

add64 func3(a,b,dummy_3,of1);

sub64 func4(a,b,dummy_4,of2);


always @(*)

begin

```

```

case(select)

2'b00:begin

dummy_out = dummy_3;

dummy_of = of1;

end

2'b01:begin

dummy_out = dummy_4;

dummy_of = of2;

end

2'b10:begin

dummy_out = dummy_1;

dummy_of = 1'b0;

end

2'b11:begin

dummy_out = dummy_2;

dummy_of = 1'b0;

end

endcase

end

assign out = dummy_out;

assign of = dummy_of;

endmodule

```

Testbench:

```

module testbench;

reg [1:0] select;

reg signed [63:0] a;

reg signed [63:0] b;


wire signed [63:0] out;

wire of;


alu func(a,b,select,out,of);


initial begin

    $dumpfile("Alu.vcd");

    $dumpvars(0, testbench);

    a = 64'b11;

    b = 64'b01;

    select = 2'b00;

    #10 select = 2'b01; a = 64'd34 ; b = 64'd12;

    #10 select = 2'b10; a = 64'd12 ; b = 64'd34;

    #10 select = 2'b11; a = 64'd1112; b = 64'd345;

    #10 select = 2'b00; a = 64'd8; b = 64'd2;

    #10 select = 2'b01; a = 64'd9; b = 64'd8;

    #10 select = 2'b10; a = 64'd15; b = 64'd7;

    #10 select = 2'b11; a = 64'd15; b = 64'd7;

    #10 select = 2'b00; a = 64'd9223372036854775807; b = 64'd1;

    #10 select = 2'b01; a = 64'd9223372036854775807; b = ~64'd1;

```



```
#10 select = 2'b10; a = 64'd0; b = 64'd9223372036854775807;

#10 select = 2'b11; a = 64'd0; b = 64'd9223372036854775807;

#10 select = 2'b00; a = 64'd1; b = 64'd1;

#10 select = 2'b01; a = 64'd1; b = 64'd1;

#10 select = 2'b10; a = 64'd100001; b = 64'd000011;

#10 select = 2'b11; a = 64'd101101; b = 64'd110011;

end


initial

    $monitor($time, " x = %b\n\t\t y = %b\n\t\t output = %b\n\t\t Overflow = %d\n", a, b,
out, of);


endmodule
```

Output:





Successfully implemented a 64 bit ALU which can ADD,SUB,AND,XOR.




Output -

Attached below is the simulated output for the given testbench of the decode module -

```

karthikeya@groko ~/Desktop/2-2/1PA/project-sigma/sec P main f ./a.out
icode=0010 ifun=0110 valA= 234 valB= 18 valE= 252

```




## Memory :-

Memory stage can either read data from the memory or write data into the memory. The inputs for the memory stage are icode, valA, valE, valP and icode. The output is valM and also displays


the current instruction status of the processor. When the read operation is performed, valM is generated. valE and valM are addresses for memory read and write.

**mem\_addr** output the address of the memory that needs to be read or written. **The mem\_data** outputs the data if anything needs to be written into the memory. mem\_r and mem\_w sets the read or write flags to 1 based on the instruction (icode).




## PC update :-

PC update is a small module updating the PC value to the next instruction it needs to be pointed. The PC value can change to the next instruction or jump to a destination pc value if the condition is satisfied or based on call, ret instruction. All this is done based on the icode. The output of the pcupdate block is the next pc value. The pc update is only updated when all the previous modules are completed. We have used a clock and for every rising edge of the clk we update the pc value.




Overall Implementation Flowchart for the Sequential Processor :




## Pipeline processor :-

The performance of a processor is optimized by implementing pipelining (pipeline registers) into our present sequential processor design. We can observe that any module after finishing the execution of the instruction, the module will remain at rest until the next instruction is fetched or its previous blocks complete their execution. This is a clear waste of resources on running the module blocks only for a small amount of time in a clock cycle. In a pipelined architecture, every block will start their execution at every clock cycle. Pipelining is the process of accumulating instruction from the processor through a pipeline. It enables storing and executing instructions in an efficient process. Pipelining increases the overall instruction throughput.

## Before pipelining implementation :-



After pipelining implementation :-




## Functionality of pipeline in individual modules :-

### Fetch -

The key difference now observed will be that now the PC update ,which includes selecting the current PC and then computing the incremented PC, will happen in the fetch stage so that it doesn't need to wait for all the remaining stages to complete execution.

Attached below is the flow chart of the fetch stage :-






## Decode -

The pipeline registers present as a part of this module, hold the precalculated value of PC and the other holds the most recently decoded instruction and sends the read values (from the register file) to the execute stage.

Attached below is the flow chart of the decode stage :-



## Execute -

We weren't able to handle instructions which had dependencies when instructions follow too closely. There are data dependencies where one instruction reads the register while the next one

reads it. We also will face control dependencies, such mispredicted branch and return and also an instruction might set PC in a way that the pipeline cannot predict it correctly.

## **Challenges faced :-**

---

- Initially , we faced issues with implementing the clock cycle of our sequential circuit.
- Working and implementing pipelined registers.
- Implementing the jump instruction properly and efficiently.