


Title			IO & Power Test
Size	A3	Document Number	FMC+ Loopback Test
Date:	Tuesday, July 01, 2025		Sheet 1 of 2
			Rev 1.0



There are four reference clocks, which have a bus between the carrier card and the FMC IO mezzanine module. The clocks can have two configurations;

1. When 'CLK DIR' is connected to 'GND' or unconnected on the mezzanine module, then CLK[0..1] M2C P, CLK[0..1] M2C N, CLK[2..3] BIDIR P, CLK[2..3] BIDIR N are four differential pairs that are assigned for clock signals, which are driven from the FMC IO mezzanine module to the carrier card.
2. When 'CLK DIR' is connected to '3P3V' via a 10K pull up resistor on the mezzanine module, then CLK[0..1] M2C P, CLK[0..1] M2C N are two differential pairs that are assigned for clock signals, which are driven from the FMC IO mezzanine module to the carrier card, and, CLK[2..3] BIDIR P, CLK[2..3] BIDIR N two differential pairs that are assigned for clock signals, which are driven from the carrier card to the FMC IO mezzanine module.

Title		
CLK		
Size	Document Number	Rev
A4	FMC+ Loopback Test	1.0
Date:	Tuesday, July 01, 2025	Sheet 2 of 2