













FPGA





















| | | | |
|-------|-------------------------|-------|---------|
| Title | | | |
| TOP | | | |
| Size | Document Number | Rev | |
| A3 | u4FCP | 2.1 | |
| Date: | Tuesday, April 22, 2025 | Sheet | 1 of 25 |




| | | | |
|-------|------------------------|-----------------|---------|
| Title | | | AMC |
| Size | A3 | Document Number | u4FCP |
| Date: | Monday, April 21, 2025 | Sheet | 2 of 25 |


Female
TE: 6469081-1
ERNI: 973028




| | | |
|-------|------------------------|---------------|
| Title | | |
| RTM | | |
| Size | Document Number | Rev |
| A4 | u4FCP | 2.1 |
| Date: | Monday, April 21, 2025 | Sheet 3 of 25 |




XCKU15P-2FFVE15171




XCKU15P-2FFVE15171




XCKU15P-2FFVE15171




XCKU15P-2FFVE15171




XCKU15P-2FFVE15171




XCKU15P-2FFVE15171




XCKU15P-2FFVE15171




XCKU15P-2FFVE15171







XCKU15P-2FFVE15171




XCKU15P-2FFVE15171







When the `POR_OVERRIDE` pin is Low, the `POR` delay is longer. When `PUDC_B` is Low, internal pull-up resistors are enabled on each `SelectIO` pin.


| | | | |
|---------------|--------------------------|-------|------------|
| | | | |
| Title | | | |
| Configuration | | | |
| Size A4 | Document Number u4FCP | | Rev 2.1 |
| Date: | Monday, April 21, 2025 | Sheet | 10 of 25 |












| | | | |
|---------------|------------------------|----------|-----|
| | | | |
| Title | | | |
| DDR4 Module B | | | |
| Size | Document Number | | Rev |
| A3 | u4FCP | | 2.1 |
| Date: | Monday, April 21, 2025 | | |
| | Sheet | 12 of 25 | |







| Title | | |
|------------------------------|-----------------|-----|
| Input/Output | | |
| Size | Document Number | Rev |
| A4 | u4FCP | 2.1 |
| Date: Monday, April 21, 2025 | | |
| Sheet 15 of 25 | | |