

ADVANCED PERIPHERAL BUS *(APB) PROTOCOL

What is AMBA?

AMBA (Advanced Microcontroller Bus Architecture) is a widely used open-standard protocol developed by ARM for designing SoCs (System on Chips). It defines how functional blocks in a system communicate with each other, ensuring high-performance and low-power data transfer.

What is the purpose of AMBA?

AMBA simplifies interconnections between functional blocks in SoCs and ensures scalability and flexibility.

List the different AMBA protocols and their key differences.

- AXI, AHB, and APB: AXI supports high-performance burst transfers, AHB is for high-speed operations, and APB is used for simple, low-power communication.

What is the difference between AMBA AHB and APB?

- AHB supports high-speed, pipelined transfers, while APB is a simpler, low-power bus designed for peripherals with non-pipelined transfers.

What is AMBA APB?

- A part of AMBA family.
- It is a bus protocol which is connected in between the peripheral devices.
- Communicates with peripheral devices.

Purpose:

To provide a simple and efficient way to interface slower peripheral devices with the main processor or core in the SOC.

What are the main signals in APB?

- PCLK, PSEL, PENABLE, PWRITE, PADDR, PWDATA, PRDATA, PREADY, and PSLVERR.

What are the operating states in APB?

3 states

1. IDLE STATE
2. SETUP STATE
3. ACCESS STATE

How does APB achieve low power?

By avoiding complex burst transfers, pipelining, and using a single clock domain (PCLK), which simplifies timing and reduces dynamic power consumption.

Role of each signal in AMBA APB?

PCLK (Peripheral Clock) - The clock signal for all transfers on the APB bus. Transactions occur on the rising edge of PCLK.

PSELX (Peripheral Select) - Selects the target peripheral (SLAVE). Only one peripheral is selected at a time for communication.

x-slave number

eg: x =1 → slave - 1

x =2 → slave - 2

PENABLE (Peripheral Enable) –

- Indicates the start of the data transfer phase. It is asserted after PSEL.
- Master is ready
- When the master wants to do communication/transaction, it has to select a particular slave.
- Sending request from master to slave for communication is done by PENABLE Signal whether it is writing into the slave/reading from the slave.

PWRITE (Peripheral Write) –

- Indicates the direction of the transfer. High for a write operation, low for a read.
- Whether it is doing write operation or read operation, we will be indicating this with PWRITE.

PADDR (Peripheral Address) –

- Address location of a particular slave.
- Specifies the address of the register within the selected peripheral for the current transfer.

When it becomes write address and when it becomes read address?

Write address: Whenever master wants to write the data into the slave, so again in the slave there are so many locations in the memory. So, into which location it wants to write the data. So, in this case it becomes write address.

Read Address: Whenever the master wants to get the data from the slave, from which location of the address it wants to get the data.

The address can be write address/ read address based on the data being set or received between the master and slave.

Read and write won't happen at a time but same address (Address is common for both)'

PWDATA (Peripheral Write Data) – (32 bit)

- Carries data to be written to the peripheral when PWRITE is high— (master is writing the data).

PRDATA (Peripheral Read Data)-

- Receives data from the peripheral during a read operation when PWRITE is low.
- Data bus driven by the slave during a read transfer. It carries data from peripheral back to APB Bridge.

PREADY (Peripheral Ready)-

- Signal indicating whether the peripheral is ready for the data transfer (PREADY = 1).
- Low indicates the slave needs more time (PREADY = 0).

PSLVERR (Peripheral Slave Error)-

- Indicates an error during the transfer. High signifies an error, while low means the transfer is successful.
- PSLVERR = 1 AND PREADY = 1-----TRANSACTION FAILURE.
- PSLVERR = 0 AND PREADY = 1-----TRANSACTION SUCCESS.

NO: OF SLAVES IN APB	:	16 SLAVES ARE POSSIBLE.
NO: OF CLK CYCLES	:	16

Address bus

An APB interface has a single address bus, **PADDR**, for read and write transfers. **PADDR** indicates a byte address.

PADDR is permitted to be unaligned with respect to the data width, but the result is UNPREDICTABLE. For example, a Completer might use the unaligned address, aligned address, or signal an error response.

Data buses

The APB protocol has two independent data buses, one for read data and one for write data. The buses can be 8, 16, or 32 bits wide. The read and write data buses must have the same width.

Data transfers cannot occur concurrently because the read data and write data buses do not have their own individual handshake signals.

2.1 Write transfers

Two types of write transfer are described in this section:

- *With no wait states*
- *With wait states.*

2.1.1 With no wait states

Figure 2-1 shows a basic write transfer with no wait states.




Figure 2-1 Write transfer with no wait states

The write transfer starts with the address, write data, write signal and select signal all changing after the rising edge of the clock. The first clock cycle of the transfer is called the Setup phase. After the following clock edge the enable signal is asserted, **PENABLE**, and this indicates that the Access phase is taking place. The address, data and control signals all remain valid throughout the Access phase. The transfer completes at the end of this cycle.

The enable signal, **PENABLE**, is deasserted at the end of the transfer. The select signal, **PSELx**, also goes LOW unless the transfer is to be followed immediately by another transfer to the same peripheral.

Explain the phases of a write transfer in AMBA APB?

setup phase (T0-T1) where the address, write data, and control signals are set, and the access phase (T2-T3) where the transfer is completed.

What is the significance of the PENABLE signal during a write operation?

PENABLE is asserted to indicate that the transfer is active during the access phase and de-asserted once the transfer completes.

How does the APB protocol ensure data integrity during write transfers?

All signals (address, data, and control) remain stable throughout the access phase (while PENABLE is asserted), ensuring valid data transfer.

What happens if PREADY is not asserted during a transfer?

The transfer will stay until PREADY is high, but in this case, there are no wait states, so PREADY is asserted immediately.

What is the role of the PSEL signal in a write transfer?

PSEL selects the target peripheral, and it stays asserted for the entire duration of the transfer unless another peripheral is accessed immediately after.

How are the signals synchronized with PCLK during a write operation?

All signals change on the rising edge of PCLK to synchronize the operation.

2.1.2 With wait states

Figure 2-2 on page 2-3 shows how the **PREADY** signal from the slave can extend the transfer. During an Access phase, when **PENABLE** is HIGH, the transfer can be extended by driving **PREADY** LOW. The following signals remain unchanged for the additional cycles:

- address, **PADDR**
- write signal, **PWRITE**

Transfers

- select signal, **PSEL**
- enable signal, **PENABLE**
- write data, **PWDATA**.




Figure 2-2 Write transfer with wait states

PREADY can take any value when **PENABLE** is LOW. This ensures that peripherals that have a fixed two cycle access can tie **PREADY** HIGH.

How are wait states introduced in AMBA APB during a write transfer?

slave extends the transfer by keeping **PREADY** low, delaying the transfer completion until it is ready.

What happens to the signals **PADDR**, **PWRITE**, and **PSEL** during wait states?

these signals remain stable (unchanged) during the extended cycles until the transfer is completed when **PREADY** goes high.

What is the significance of **PREADY** in the APB protocol?

PREADY allows a slave to insert wait states by remaining low, indicating that it is not ready to complete the transfer.

When is **PENABLE** asserted and de-asserted during a write transfer with wait states?

PENABLE is asserted after the setup phase and remains high during the access phase until the transfer is completed. It is de-asserted once the transfer is done.

How does **PREADY** affect the duration of a write transfer?

P **PREADY** being low introduces additional cycles (T3-T4 in the diagram), delaying the transfer completion until it is asserted high.

What are the key differences between a write transfer with and without wait states in AMBA APB?

Highlight that without wait states, **PREADY** is high immediately, while with wait states, **PREADY** can remain low, extending the transfer.

2.2 Read transfers

Two types of read transfer are described in this section:

- *With no wait states*
- *With wait states.*

2.2.1 With no wait states

Figure 2-3 shows a read transfer. The timing of the address, write, select, and enable signals are as described in *Write transfers* on page 2-2. The slave must provide the data before the end of the read transfer.




Figure 2-3 Read transfer with no wait states

2.2.2 With wait states

Figure 2-4 on page 2-5 shows how the **PREADY** signal can extend the transfer. The transfer is extended if **PREADY** is driven LOW during an Access phase. The protocol ensures that the following remain unchanged for the additional cycles:

- address, **PADDR**
- write signal, **PWRITE**
- select signal, **PSEL**
- enable signal, **PENABLE**.

Figure 2-4 on page 2-5 shows that two cycles are added using the **PREADY** signal. However, you can add any number of additional cycles, from zero upwards.




Figure 2-4 Read transfer with wait states

Design.sv

What does the p ready signal represent in this design?

P ready indicates that the slave is ready for a transfer, which is asserted when both p select and p enable are high.

How is the state machine implemented in this design?

The state machine in this design is implemented using two always blocks:

one for sequential logic (updating the current state on the clock edge) and

the other for combinational logic (determining the next state based on the current inputs and state).

Sequential Logic Block (State Transition on Clock Edge)

```
always @ (posedge pclk) begin
    if (prst) // Active high reset
begin
        prdata <= 0; // Reset read data register
        state <= IDLE; // Reset state to IDLE
    end
    else
        state <= next_state; // Update state to next state
    end
end
```

?

On each rising edge of pclk:

- If prst (reset) is asserted, the state is reset to IDLE, and prdata is reset to 0.
- Otherwise, the state is updated to next_state, which is determined in the combinational block.

Combinational Logic Block (Next State Logic)

```
always @(*)
begin
    case (state)
        IDLE:
            if (psel == 1'b1 && pen == 1'b0)
```

```

        next_state = SETUP; // Move to setup phase if peripheral is selected and enable is
low
    else
        next_state = IDLE; // Stay in IDLE otherwise

    SETUP:
        if (psel == 1'b1 && pen == 1'b1)
            next_state = ACCESS; // Move to access phase if both select and enable are high
        else if (psel == 1'b1 && pen == 1'b0)
            next_state = SETUP; // Stay in setup if select is high but enable is still low
        else
            next_state = IDLE; // Return to IDLE if no transaction is selected

    ACCESS:
        if (psel == 1'b1 && pen == 1'b1)
            begin
                if (pwrite == 1'b1)
                    mem[paddr] <= pwrdata; // Write data to memory if pwrite is high
                else
                    prdata <= mem[paddr]; // Read data from memory if pwrite is low
            end
        else if (psel == 1'b1 && pen == 1'b0)
            next_state = SETUP; // Return to setup if enable is low
        else
            next_state = IDLE; // Return to IDLE if no transaction is selected

    endcase
end

```

Why is the state machine implemented using two always blocks?

The state machine is implemented using two always blocks to clearly separate **sequential** and **combinational** logic.

Sequential Logic Block:

- The first always block updates the **current state** based on the clock edge (posedge pclk). This block describes the flip-flop behaviour where the state is updated on every clock cycle.
- This ensures that the state transitions happen **synchronously** with the clock signal, making the design predictable and easy to analyze for timing purposes.

- The current state is **stored** (held) until the next clock edge.

Combinational Logic Block: The second always block determines the **next state** and any actions (like read or write) based on the current state and input signals (`psel`, `pen`, etc.). This logic is **purely combinational**, meaning it doesn't rely on clock edges, but only on the current inputs and state.

Avoiding Race Conditions and Hazards:

In digital design, mixing sequential and combinational logic in the same always block can sometimes cause **race conditions** or timing hazards. By separating them:

- **Sequential block** ensures state updates are synchronized with the clock, avoiding glitches.
- **Combinational block** ensures the next state is computed correctly based on the current state and inputs, without any interference from clock edges.

What would happen if the `pen` signal is never asserted after `psel` is high?

the design would stay in `SETUP` and never transition to `ACCESS`, as the enable signal triggers the data transfer

- **IDLE State:**
 - The state machine stays in `IDLE` until `psel = 1` (peripheral selected) and `pen = 0` (transaction not yet enabled).
 - If these conditions are met, it moves to the `SETUP` state.
- **SETUP State:**
 - In this state, the slave is preparing for a transaction. It waits for `pen = 1` to indicate that the transaction has started.
 - Once both `psel` and `pen` are high, the state transitions to `ACCESS`, indicating that the transfer can happen.
 - If `pen = 0`, the state machine stays in the `SETUP` state.
- **ACCESS State:**
 - This is the actual data transfer state. If `pwrite = 1`, data is written to the memory at the address `paddr`.
 - If `pwrite = 0`, data is read from the memory and placed in `prdata`.
 - The state machine returns to the `SETUP` state if `pen = 0` or goes back to `IDLE` if the transaction completes (`psel` goes low).

Summary of State Transitions:

- **IDLE → SETUP:** When the slave is selected (`pse1 = 1`), but the enable (`pen = 0`) indicates no transaction has started yet.
- **SETUP → ACCESS:** When the transaction is fully enabled (`pse1 = 1`, `pen = 1`), signaling that the transfer is ready.
- **ACCESS → SETUP or IDLE:** Depending on whether the enable (`pen`) is deasserted (goes low) or the transaction completes.

Can you explain the significance of using `always@(*)` for the next state logic?

combinational block computes the `next_state` based on the current state and input signals.

What would happen if `paddr` goes out of the range of the `mem` array?

- this could lead to undefined behavior, as the design does not currently handle address out-of-bounds conditions.
- theoretically, the design supports up to 256 addresses (based on an 8-bit address width), but handling out-of-bounds cases would need additional logic.

What changes would you make to handle wait states in this design?

to introduce wait states, such as adding a condition to hold `pready` low to extend the access phase.

What is the purpose of using parameters for state definitions?

parameters improve code readability and maintainability by allowing easy changes to state definitions.

How scalable is your design, and how would you modify it for larger memory sizes?

by changing the width of the `paddr` signal and the size of the memory array, the design can be scaled up.

Can this design handle multiple APB slaves? How would you modify it to do so?

adding more logic to handle multiple slaves, with each slave having a separate select (`pse1`) signal.

How does this DUT module interact with the APB design module?

the dut.sv module instantiates the apb_design_n module and connects it to the APB interface signals through the UUT (Unit Under Test).

Why is uut used in this design? What is its role?

uut (Unit Under Test) refers to the instance of the APB design being tested. It is where the actual logic is implemented, and the DUT module connects it to the testbench.

Why is the apb_design_n module instantiated inside the DUT?

The DUT (APB_dut) acts as a wrapper around the apb_design_n module to allow signal connections and facilitate integration with the testbench.

Can you explain the purpose of the connections made in this instantiation?

Each signal in the instantiated module (pclk, prst, pen, etc.) is connected to the corresponding signals in the apb_if interface. These signals drive the behavior of the APB protocol.

What would happen if the signal mapping in the instantiation was incorrect?

Incorrect mapping could cause signals to be connected to the wrong sources or destinations, potentially leading to faulty behavior, such as wrong data transfer, clock issues, or unresponsive slaves.

Why do we need a DUT in the design verification process?

The DUT (Device Under Test) represents the actual hardware or functional logic being tested. It connects the design under test to the verification environment, allowing for simulations to verify its behavior.

How would you modify the DUT if additional functionality needs to be added to the APB design?

- You could instantiate additional modules, update the interface, or modify the existing signals to accommodate new functionality (e.g., adding error checking, multiple slaves, etc.).

What is the role of the modport in this interface?

Modports define the direction of signals when the interface is connected to different components. This helps define whether a signal is an input or an output in the given context, making the interface more flexible and reusable.

Why do we use modport

Modport allows control over signal directions, enabling the interface to be used in different contexts (e.g., master vs. slave) while enforcing correct signal usage.

What would happen if the signal directions in the modport were incorrect?

If signals are incorrectly assigned (e.g., an output is marked as input), there would be compilation or simulation errors, or the design might behave incorrectly.

How does using an interface make the design more modular?

- Using an interface allows the designer to encapsulate related signals, which can be easily reused across multiple modules. It also simplifies testbench development, where the same interface can be used to drive different components.

How would you modify the interface if the data width changes?

- You could parameterize the interface to make the data width (for pwwdata and prdata) flexible. This way, it can be reused for designs with different data widths without rewriting the interface.

Can you reuse this interface for multiple APB slaves? If so, how?

- Yes, the same interface can be reused for multiple APB slaves by creating separate instances of the interface, each connected to a different slave.

How would you use this interface in a UVM testbench?

- The interface can be connected to a virtual interface in the UVM environment. The driver would use this virtual interface to drive stimulus, and the monitor can observe the signals for checking correctness.

How does an interface improve the connection between the testbench and the DUT?

- Instead of connecting each signal individually, the interface bundles all related signals together. This reduces the complexity of the testbench and ensures consistency between the testbench and the DUT.

❓ What is the purpose of extending uvm_sequence_item in this class?

Extending uvm_sequence_item allows the class to inherit functionality for randomization, recording transaction data, and participating in the UVM sequence and transaction flow.

Can you explain the role of uvm_object_utils macro?

The uvm_object_utils macro enables UVM features such as type registration, factory creation, and the ability to use command-line arguments for configuring the object.

How does randomization work in this sequence item?

The randc keyword is used for random constrained generation of values for pwwdata and paddr, ensuring that each value is unique until all possible values have been generated.

What is the difference between rand and randc?

rand allows for repeated values during randomization, while randc guarantees that each value will be unique until all values have been used, after which it will restart.

How does this sequence item participate in a UVM sequence?

The apb_seq_item can be created, randomized, and sent through a sequence, which will drive the DUT via the driver component, enabling the simulation of APB transactions.

What would be a typical flow for using this sequence item in a UVM testbench?

A sequence would instantiate this apb_seq_item, randomize its fields, and then send it to a driver that interfaces with the DUT, which would execute the corresponding APB transactions based on the values provided.

How would you handle reading and writing data in your testbench using this sequence item?

Depending on the value of pwrite, the testbench would either send pwwdata to the DUT for a write operation or expect prdata from the DUT for a read operation, verifying the correctness of each transaction.

How would you verify that the apb_seq_item correctly initiates transactions?

- By implementing a monitor in the UVM testbench that observes the transactions sent to the DUT, comparing expected values against actual values to ensure correctness.

What is the role of the uvm_sequencer in UVM?

The uvm_sequencer is responsible for generating and managing sequences of transactions. It orchestrates the timing and ordering of transactions sent to a driver.

Why would you extend uvm_sequencer for this class?

By extending uvm_sequencer, you gain built-in functionalities for managing sequences, which simplifies the creation and management of APB transaction sequences

How would you use the UVM factory to create an instance of apb_seqr?

You can use the factory method create() to instantiate the sequencer, allowing you to replace it with different implementations or configurations as needed.

What functionality would you typically implement in a sequencer like apb_seqr?

- The sequencer could implement methods for starting sequences, handling different transaction types, managing the sequencing of transactions, and coordinating with the driver to send transactions.

How does the sequencer interact with the driver in the UVM testbench?

- The sequencer sends apb_seq_item transactions to the driver, which then drives the DUT with these transactions, simulating the APB protocol behavior.

How does the apb_seqr fit into the overall UVM testbench structure?

- The sequencer is typically connected to the driver and is part of the stimulus generation process. It interacts with the scoreboard and monitor to verify that the transactions sent are correctly processed by the DUT.

What is the role of the uvm_test class in UVM?

- The uvm_test class is used to define a test scenario, coordinating the setup and execution of various components involved in verification.

What is the purpose of the build_phase in a UVM test?

The build_phase is where components are instantiated and configured. It's essential for setting up the test environment before execution starts.

Explain the process of raising and dropping objections in the run_phase.

- Raising an objection indicates that the test is running and prevents simulation from ending.
- Dropping the objection signals that the test is complete and allows the simulation to continue.

What is the significance of using set_config_string in the build_phase?

set_config_string allows you to configure specific parameters for components dynamically, enabling flexible test configurations without hardcoding values.

What does the seq.start(env.a1.seqr) line do?

This line starts the execution of the sequence on the sequencer env.a1.seqr, which will generate and send APB transactions to the DUT

How does the apb_env relate to the apb_test?

The apb_env encapsulates all the necessary components (like drivers, monitors, and scoreboards) required to perform the APB test, while apb_test orchestrates the overall test flow.

Can you explain how the sequencer (seq) fits into the overall verification process?

The sequencer generates a sequence of transactions based on the configured parameters, sending them to the driver that interacts with the DUT, thus stimulating the design.

What is the purpose of the apb_top module in a UVM environment?

The apb_top module acts as the top-level container for the APB verification environment, instantiating the DUT, interface, and binding any necessary assertions or components.

How does the apb_top module integrate with the rest of the UVM testbench?

It provides the necessary signals and connections for the DUT and its environment, ensuring that all components communicate effectively during simulation.

Explain the role of pclk and prst signals in this module.

pclk is the clock signal that drives the synchronous operations of the DUT, while prst is the reset signal used to initialize the DUT state at the start of the simulation.

How is the reset condition implemented in the apb_top module?

The reset is asserted high for 10 time units and then deasserted, ensuring the DUT starts from a known state.

What does the line uvm_config_db#(virtual apb_if)::set(...) do?

This line sets a configuration entry in the UVM database, specifying that the intf instance should be used wherever a virtual interface of type apb_if is required in the UVM environment.

How do you choose which test to run with run_test("apb_test2")?

The choice of the test depends on the desired scenarios to validate the DUT; apb_test2 could represent a specific sequence of transactions or a particular testing strategy for the APB protocol.

What is the purpose of binding assertions to the DUT?

Binding assertions enables real-time verification of design properties during simulation, allowing for the detection of errors or violations of expected behavior.

Can you explain how the bind statement works in this context?

The bind statement associates an assertion instance with the DUT, specifying which signals the assertion will monitor or verify during simulation.

What is the use of bind keyword in top.sv file?

The bind keyword in the top.sv file is used to attach additional functionality, such as assertions, checkers, or coverage logic, to a design module without modifying the original design code. It allows you to "bind" a separate module (like assertions or checkers) to an instance of a design module in the testbench.

In your `top.sv` file:

```
bind apb_design_n apb_asser aa(.pclk(pclk),
                                .prst(prst),
                                .pwrite(pwrite),
                                .paddr(paddr),
                                .pwwdata(pwwdata),
                                .psel(psel),
                                .pen(pen),
                                .pready(pready),
                                .prdata(prdata));
```

This line is **binding the assertion module** `apb_asser` to the instance `apb_design_n` within the testbench. Here's how it works:

- `bind apb_design_n`: This specifies that the binding is for all instances of the `apb_design_n` module.
- `apb_asser aa(...)`: The instance `aa` of the `apb_asser` assertion module is connected to various signals (`pclk`, `prst`, etc.) from the `apb_design_n` module.

Assertions.sv file

What is the significance of using ##1 in the reset assertion?

##1 introduces a one-clock-cycle delay, ensuring that prdata is checked to be 0 exactly one clock cycle after prst is asserted.

Why is \$isunknown(pwddata) used in the assertion?

\$isunknown checks if the pwdata signal contains unknown (X or Z) values, which is important to catch invalid conditions during simulation.

What is the difference between the first and second write data assertions?

The second assertion checks the valid write scenario when pen (enable) and psel (select) are also asserted, in addition to pwrite.

Why is it important to assert that pen and pready are not asserted during the setup phase?

- Answer: During the setup phase, the transfer is being prepared, and pen (enable) and pready (ready) should not be asserted until the access phase begins.

What is the importance of checking the sequence of psel, pen, and pready in the access phase?

- Answer: This sequence ensures that once the peripheral is selected (psel), it is enabled (pen) and ready for data transfer (pready), which is crucial for the correct functioning of the APB protocol.

General Interview Questions on Assertions:

1. What is the purpose of using assertions in a design?

- Assertions are used to validate that the design behaves correctly according to the specified properties during simulation. They help catch bugs early in the verification process by checking protocol rules, data integrity, and timing constraints.

2. How do assertions improve the verification process?

- Assertions provide automatic and continuous checking of design properties, reducing the need for extensive manual checking in the testbench. They help pinpoint protocol violations or incorrect behavior, leading to faster debugging.

3. How does the `disable iff` statement improve the flexibility of assertions?

- The `disable iff` statement allows the assertion to be ignored when certain conditions (e.g., reset) are met. This makes the assertion conditional and ensures that it only checks the property when the system is not in reset or other special conditions.

Environment.sv

What is the purpose of the `apb_env` class in UVM?

Answer: The `apb_env` class is the central place where all UVM components (agents, scoreboard, etc.) are instantiated and connected. It manages the environment for the DUT.

What is the role of the agents (`apb_agent1` and `apb_agent2`) in this environment?

`apb_agent1` and `apb_agent2` likely represent different roles in the APB protocol, such as master and slave agents. They handle the generation, driving, monitoring, and collection of transactions.

Why is `type_id::create` used instead of direct instantiation?

`type_id::create` allows for component factory overrides, making it possible to replace components without changing the code, which is a core feature of UVM's flexibility.

What is the role of the `build_phase` in UVM?

The `build_phase` is responsible for instantiating UVM components and configuring them. It is the phase where the testbench components are constructed.

What is the purpose of the `connect_phase` in UVM?

The `connect_phase` is used to connect the different UVM components using TLM (Transaction-Level Modeling) ports, such as connecting monitors to the scoreboard.

What are analysis ports in UVM, and why are they used here?

Analysis ports are used for passive connections that forward observed transactions (from monitors) to components such as the scoreboard for checking.

General Interview Questions Related to the Environment:

1. What is the purpose of an environment in UVM?

- The environment (`env`) is the top-level container of UVM components. It contains the agents, monitors, drivers, and scoreboard, and defines how they interact with each other.

2. Why are there typically multiple agents in a UVM environment?

- Multiple agents are used to model different roles in the protocol (e.g., master and slave in a communication protocol like APB). Each agent contains components like drivers and monitors to handle the generation and observation of transactions.

3. Why is the `connect_phase` important in UVM?

- The `connect_phase` connects the components of the environment, ensuring that transactions generated or monitored in one part of the environment are sent to the correct destination, such as the scoreboard.

Driver.sv

What is the role of the UVM driver in a testbench?

Answer: The driver takes the sequence items from the sequencer and drives the corresponding DUT signals based on the fields in the sequence item.

Why is a virtual interface (`apb_if`) used in the driver?

Answer: The virtual interface provides access to the signals of the DUT that the driver will control. This allows the driver to interact with the physical signals in the testbench.

Why is the `uvm_config_db::get` used in the build phase?

`uvm_config_db::get` is used to retrieve the virtual interface, making it accessible to the driver. This ensures the interface is set up dynamically without hardcoding it into the testbench.

What is the purpose of the build_phase in the driver?

The build_phase is where the components are constructed and configured, such as retrieving the interface needed by the driver to drive signals.

What is the purpose of `seq_item_port.get_next_item(pkt)`?

This method fetches the next sequence item from the sequencer and assigns it to `pkt`. The driver then uses this information to drive the DUT signals.

How does the driver interact with the DUT in the run_phase?

The driver sets the values of the DUT signals (e.g., `pwdata`, `paddr`, `pwrite`) by assigning them to the corresponding fields in the sequence item.

Why is `seq_item_port.item_done()` used at the end of each transaction?

`item_done()` signals to the sequencer that the transaction has been completed, allowing the next sequence item to be fetched.

General Interview Questions Related to the Driver:

1. What is the role of the driver in the UVM architecture?
 - The driver takes the transactions from the sequencer and converts them into signal-level activity on the interface connected to the DUT.
2. Why is a virtual interface needed in UVM drivers?
 - A virtual interface is required for the driver to interact with the signals of the DUT. It provides a connection between the UVM components and the physical design under test.
3. How does the driver handle sequence items?
 - The driver fetches sequence items from the sequencer using `get_next_item()` and drives the DUT signals according to the values in the sequence item. After completing the transaction, it calls `item_done()`.

Monitor1.sv

What is the role of the monitor in a UVM environment?

Answer: The monitor passively observes the DUT signals and converts them into transactions without driving any signals.

Why is an `uvvm_analysis_port` used in the monitor?

Answer: The analysis port allows the monitor to publish captured transactions to other components, such as the scoreboard, for checking and analysis.

What is the purpose of the queue `q[$]` in the monitor?

Answer: The queue stores the write data (`pwdata`), which is later retrieved when the read operation occurs.

Why is `uvvm_config_db::get` used in the build phase?

Answer: It retrieves the virtual interface so that the monitor can observe the signal-level activity of the DUT.

What happens if the interface is not retrieved correctly?

Answer: If the interface is not retrieved, the monitor will not be able to observe the DUT signals, and the simulation might fail.

How does the monitor capture the signals from the DUT?

- Answer: The monitor continuously samples the interface signals in a forever loop, assigning them to the corresponding sequence item fields.

What is the purpose of the queue in the monitor?

- Answer: The queue stores the data written during write operations, so it can be retrieved when a read operation occurs.

How does the monitor handle write and read operations?

- Answer: For a write operation, the data is stored in the queue. For a read operation, data is retrieved from the queue and assigned to the `prdata` field of the sequence item.

What does `item_collected_port.write(pkt)` do in the monitor?

- Answer: It sends the captured sequence item to any subscribers, such as a scoreboard, for further checking.

What is the role of `uvm_info` in UVM?

- Answer: `uvm_info` is used to log information during simulation. It helps developers track signal values and debug issues during the test.

General Interview Questions Related to the Monitor:

1. What is the purpose of a monitor in a UVM testbench?
 - The monitor observes the DUT's signals passively, converts them into transactions, and publishes them for further analysis without affecting the DUT's behavior.
2. How does the monitor interact with the DUT signals?
 - The monitor uses a virtual interface to capture the signal values from the DUT and assigns them to the corresponding fields in the sequence item.
3. What is the difference between a driver and a monitor in UVM?
 - The driver actively drives signals to the DUT based on the sequence item. The monitor, on the other hand, passively observes the DUT's signals and does not drive them.

Monitor2.sv

📖 *What is the purpose of the `apb_mon2` class?*

Answer: The monitor passively captures the `pready` and `prdata` signals from the APB interface, stores them in the sequence item, and publishes the transactions via an analysis port.

📖 *Why do we need separate monitors like `apb_mon1` and `apb_mon2`?*

Answer: The design splits monitoring responsibilities between two monitors for modularity, clarity, and better separation of concerns. `apb_mon1` captures write-related signals, while `apb_mon2` focuses on slave response signals (`pready`, `prdata`)

Why is the virtual interface needed in this monitor?

Answer: The virtual interface is needed so that the monitor can observe and capture signals directly from the DUT without physically driving any of them.

What happens if the interface is not retrieved correctly?

Answer: If the interface is not retrieved correctly, the monitor will not be able to capture the DUT signals, causing incomplete or failed verification.

How does this monitor capture signals from the DUT?

- Answer: The monitor captures signals by observing them on the clock edge in a forever loop. It assigns the values to the fields of the sequence item and publishes them via an analysis port.

What does the forever loop do in the monitor's run phase?

The forever loop ensures that the monitor continuously captures the pready and prdata signals on every rising edge of the clock throughout the simulation.

What is the purpose of item_collected_port1.write(pkt)?

This method sends the captured sequence item (pkt) to subscribers, such as a scoreboard, for further analysis or checking.

1. What is the role of a monitor in the UVM environment?

- The monitor passively captures signals from the DUT without driving anything. It converts the signals into transactions and publishes them for further analysis, such as in the scoreboard.

2. Why does `apb_mon2` have an `uvm_analysis_port`?

- The analysis port allows the monitor to broadcast its captured sequence items to other components, like a scoreboard, for checking the correctness of the data.

3. What is the significance of `item_collected_port1.write(pkt)` in the monitor?

- This method transmits the captured transaction (sequence item) to any component listening to the analysis port, allowing the verification environment to process the data.

4. What happens in the run phase of a monitor?

- The monitor continuously observes specific signals from the DUT and converts them into sequence items. It then publishes these items using the analysis port.

5. How does the monitor use `uvm_info` for debugging?

- `uvm_info` logs important signal values and events during the simulation. It helps developers monitor the flow of data and debug any issues by providing visibility into the internal states and transactions.

Agent1.sv

What is the role of an agent in UVM?

An agent encapsulates the sequencer, driver, and monitor to generate and monitor transactions in the verification environment.

Why do we use a virtual interface in the agent?

The virtual interface is used to drive and monitor the DUT signals without creating a physical connection.

What happens during the build phase of an agent? During the build phase, the agent instantiates its subcomponents (sequencer, driver, and monitor) using the factory.

Why do we use `type_id::create` to create components?

`type_id::create` allows for factory-based instantiation, enabling component overrides and flexibility in the verification environment.

What is the purpose of the connect_phase in UVM?

The connect_phase connects the transaction ports of various components (sequencers, drivers, monitors) to ensure communication between them during simulation.

Why do we connect the driver's seq_item_port to the sequencer's seq_item_export?

The connection allows the driver to receive sequence items (transactions) generated by the sequencer, which the driver will then apply to the DUT.

General Interview Questions Related to the Agent:

1. What is the role of the driver in the agent?
 - The driver fetches transactions from the sequencer and drives the corresponding signals to the DUT.
2. What is the role of the monitor in the agent?
 - The monitor passively observes the signals of the DUT and converts them into transactions for further analysis or comparison.
3. What is the role of the sequencer in the agent?
 - The sequencer generates and manages the sequence items (transactions) that will be driven to the DUT through the driver.
4. How does the agent interact with the DUT?
 - The agent's driver interacts with the DUT by applying the generated transactions to the DUT's signals, while the monitor passively observes the signals and reports them.
5. Why is the UVM factory used to instantiate components in the build phase?
 - The UVM factory allows for flexibility in the testbench by enabling overrides, which is useful for configuring and replacing components at runtime without modifying the code.

What is the purpose of a passive agent in UVM?

A passive agent only contains a monitor and observes the DUT's behavior without driving any signals. It is used to collect data or check outputs.

Why would an agent be designed without a driver or sequencer?

Passive agents are used for monitoring only, so they do not need to drive or generate transactions, as their primary task is to verify the output

1. What is the role of `apb_mon2` in `apb_agent2`?

- `apb_mon2` is the monitor that passively observes the output signals from the DUT. It collects the output data and passes it on to other components like the scoreboard for comparison.

2. How does a passive agent differ from an active agent in UVM?

- A passive agent only contains a monitor, meaning it does not generate or drive transactions. An active agent includes both a sequencer and a driver, actively interacting with the DUT.

3. Why would you use multiple agents in a UVM testbench?

- Multiple agents are used when different parts of the system require separate, isolated agents to monitor or drive specific portions of the design. One agent can be active, while another can be passive, allowing more comprehensive verification.

4. Can a passive agent also contain a scoreboard or checker?

- Yes, passive agents can be extended to include scoreboards or checkers if the verification environment requires checking DUT outputs against expected values.

What happens during the build phase of a UVM component?

The build phase is where components are instantiated, and configuration objects are retrieved from the UVM configuration database. In this case, only the monitor `mon2` is instantiated.

What is the significance of the `type_id::create` method?

This method ensures that the component is created using the UVM factory, allowing for the possibility of overrides or substitutions later on without changing the code.

What is a covergroup in SystemVerilog?

A covergroup is used to define functional coverage. It samples variables at specific events (e.g., clock edges) to track the values a signal takes during simulation, helping to ensure that all important cases in the design are covered.

What are coverpoints and bins in SystemVerilog?

Coverpoints are points within a covergroup that track values of specific variables (like `pwdata` or `paddr`). Bins define the ranges or specific values that each coverpoint tracks.

Functional Coverage: What It Does

- **Functional coverage:** Tracks whether important combinations of transaction signals (such as `pwdata`, `paddr`, `pwrite`, etc.) are occurring during simulation.
- The coverage points ensure that different ranges of data (`pwdata`, `paddr`) and control signals (`pwrite`, `pselect`, `pen`) are exercised.
- **Why coverage is important:** Coverage helps identify untested areas in the design, ensuring that the simulation fully verifies the functionality of the design.
- **Functional Coverage in UVM:**
 - **Question:** *How do you sample coverpoints in UVM?*
 - Answer: Covergroups are sampled using the `sample()` method. In your testbench, you'd call `cvg.sample()` at appropriate times to record the coverage data.
 - You could trigger coverage sampling in the `run_phase` or in monitors like `apb_mon1` or `apb_mon2` by invoking `cvg.sample()`.
- **Coverage Closure:**
 - **Question:** *How do you ensure coverage closure?*
 - Answer: Coverage closure is achieved by hitting all the bins for every coverpoint in your coverage model. This can be monitored in UVM using coverage reports that indicate which bins are being hit or missed.

- How does the `uvm_sequence` interact with the driver?
 - The sequence generates transactions (in this case, APB read/write operations) which are passed to the driver via the sequencer. The driver then executes these transactions on the interface.
- What is the role of the `start_item` and `finish_item` in UVM?
 - `start_item` initiates the process of sending a transaction, while `finish_item` finalizes the transaction and hands it off to the driver.
- Why do you use `case` statements in the sequence?
 - To allow flexible control over the types of transactions generated, based on the configuration parameters.

General qns related to apb protocol

1. APB Protocol Basics:

- Q: Can you explain the working of the APB protocol?
- A: The APB (Advanced Peripheral Bus) is part of the AMBA protocol suite and is designed for low-bandwidth, low-power communication between peripherals. It is simpler than AHB and AXI and is mainly used for control and register-based interactions. The key signals are `PSEL`, `PENABLE`, `PWRITE`, `PADDR`, `PWDATA`, `PRDATA`, and `PREADY`. A typical APB transaction consists of an address phase followed by a data phase.
- Q: How does the APB protocol differ from other AMBA protocols, such as AHB or AXI?
- A: APB is a simpler protocol with no pipelining or burst transactions, unlike AHB and AXI. AHB is designed for higher throughput with a pipelined structure, while AXI supports multiple outstanding transactions and burst transfers. APB is typically used for low-latency, non-pipelined access to peripherals.

2. DUT (APB Design):

- Q: How is the APB slave module implemented in the DUT?
- A: The APB slave module decodes the address and controls the peripheral based on the input signals like `PWRITE` for write operations and `PSEL` / `PENABLE` for transaction control. It writes to or reads from specific registers depending on whether it's a read or write operation.
- Q: What are the key signals in your APB design, and how do they interact?
- A: Key signals include:
 - `PCLK` (clock), `PRST` (reset)
 - `PSEL` (selects the slave), `PENABLE` (enables the transfer)
 - `PADDR` (address), `PWDATA` (write data), `PRDATA` (read data)
 - `PWRITE` (indicates write operation), `PREADY` (ready signal to complete the transaction) The signals control the flow of data during read/write transactions.

3. Interface:

- Q: What is the purpose of the `apb_if` interface, and how does it improve code modularity?
- A: The `apb_if` interface encapsulates all the APB signals, reducing the need for passing multiple signals individually between modules. It improves modularity by centralizing signal declarations, making the testbench easier to read and maintain.
- Q: Why are modports used in the APB interface?
- A: Modports define the direction of signal access (input/output) within the interface, ensuring that components like the driver and monitor only have access to the appropriate signals. This enhances code clarity and helps avoid signal direction mismatches.

4. Sequence Item and Sequencer:

- Q: Can you explain the role of `apb_seq_item` and how the randomized values are generated?
- A: The `apb_seq_item` defines the transaction data, such as `PADDR`, `PWDATA`, and control signals like `PWRITE`. In your `apb_seq`, randomization is controlled by `data_type` and `addr_type`, which can be set to random, constant, increment, decrement, or a user-defined pattern.
- Q: How does your `apb_seq` sequence select between different types of data (`WR`, `RD`, etc.) and data patterns?
- A: The `cfg` string configures the type of operation (`WR`, `RD`, `WR_RD`). Based on the `cfg`, the sequence selects the appropriate data and address pattern using the helper functions `cal_pwdata()` and `cal_paddr()`, which allow flexible control of data types like random, constant, or user-defined patterns.

6. Monitors:

- Q: What are the roles of `apb_mon1` and `apb_mon2` in your environment?
- A: `apb_mon1` monitors and collects data on write transactions, while `apb_mon2` captures read transactions. They observe the respective signals (`pwdata`, `paddr`, `pwrite` for `mon1`, and `pready`, `prdata` for `mon2`) and pass the data to the scoreboard.
- Q: How do the monitors handle read and write transactions, and what is their interaction with the scoreboard?
- A: `mon1` observes `pwdata`, `paddr`, and `pwrite` during writes, and `mon2` checks `prdata` and `pready` during reads. Both monitors use analysis ports to send collected transactions to the scoreboard, where they are compared with the expected values for functional correctness.

7. Assertions:

- Q: Why did you use assertions in your project, and how do they ensure protocol compliance?
- A: Assertions help validate the protocol by ensuring that specific conditions are met. For example, the reset assertion ensures that `prdata` is zero after reset, and the data validity assertions check that `pwdata` and `prdata` are not unknown when valid transactions occur.
- Q: Can you explain the purpose of each assertion written in `apb_asser` and how they check for specific conditions (e.g., reset, data validity)?
- A:
 - **Reset assertion** checks that after reset, `prdata` is zero.
 - **Write data assertions** check that `pwdata` is valid and not `X` during write operations.
 - **Read data assertion** ensures that `prdata` is valid during read operations.
 - **Setup/access assertions** check that control signals (`pse1`, `pen`, `pready`) follow the correct protocol timing.

8. Scoreboard and Coverage:

- Q: How does the scoreboard validate the correctness of the DUT's output?
- A: The scoreboard compares the expected output (derived from the sequence) with the actual values observed by the monitors. For write operations, the scoreboard checks if the data written matches the read data from the corresponding memory location.
- Q: What coverage metrics did you track, and how does the coverage model ensure full functional coverage?
- A: The coverage model tracks values of `pwdata`, `paddr`, `pwrite`, `psel`, and `pen` using a covergroup. This ensures that all possible input combinations are exercised, and all scenarios (like writes, reads, edge cases) are covered.

9. UVM Configuration Mechanism:

- Q: How do you pass configuration values using the `uvm_config_db` in the sequence or environment?
- A: `uvm_config_db` is used to pass configuration values from the testbench down to the components. For example, the interface is set using `uvm_config_db::set()`, and configuration strings like `cfg`, `data_type`, and `addr_type` are retrieved in the sequence using `p_sequencer.get_config_string()`.
- Q: Can you explain how you applied the `cfg`, `data_type`, and `addr_type` in your sequence?
- A: These configurations control how the sequence generates data and addresses. Based on `cfg`, the sequence decides whether to perform a write, read, or both, and `data_type` / `addr_type` determines if the data/address is random, constant, or from a user-defined pattern.

10. Phases:

- Q: What is the purpose of the different UVM phases, and how did you implement them in your environment?
- A: UVM phases (like build, connect, run) structure the simulation flow.
 - **Build phase:** components like drivers, monitors, and sequencers are constructed.
 - **Connect phase:** components are connected (e.g., sequencer to driver).
 - **Run phase:** the actual simulation and transactions happen. You implemented build and connect phases to instantiate and connect all components in your environment.
- Q: Can you walk through the build, connect, and run phases in your testbench?
- A:
 - **Build phase:** Agents, sequencers, and drivers are instantiated.
 - **Connect phase:** Analysis ports from monitors connect to the scoreboard, and sequencers connect to the driver's `seq_item_port`.