Electronic Devices and Circuits & Pulse Techniques



Course Instructor



Md. Saklain Morshed Lecturer, EEE Green University of Bangladesh

Introduction to MOSFET and Classification


Welcome to CMOS Gate Implimentation

Observation – Pull Up & Pull Down Network


Example-1

Video Link of this Lecture: https://youtu.be/zfPNEz sNEE






Physical Structure




Schematic Structure










Electronic Devices and Circuits & Pulse Techniques



CMOS: complementary metal-oxide semiconductor




n-MOS




p-MOS


Electronic Devices and Circuits & Pulse Techniques





NOT Gate CMOS Design






Α	$Y = \bar{A}$
0	1
1	0


Truth Table


Electronic Devices and Circuits & Pulse Techniques





NAND CMOS Design






Α	В	Y = A * B
0	0	0
0	1	0
1	0	0
1	1	1


Truth Table

Electronic Devices and Circuits & Pulse Techniques





NOR CMOS Design







Symbol


Α	В	Y = A + B
0	0	0
0	1	1
1	0	1
1	1	1

Truth Table



















$$OUT = D + A \cdot (B + C)$$

