


# Programmable Logic Devices (PLDs)


EEE 203: Electronic Devices and Circuits  
& Pulse Techniques



**Md. Istiaq Ahmed**  
Lecturer, Dept. of EEE,  
Green University of Bangladesh

Md. Istiaq Ahmed, Lecturer, EEE, GUB


# Definition




PLD is an integrated circuit with **programmable gates** divided into an **AND** array and an **OR** array to provide an AND-OR **sum of product** implementation.

# Convention

Standard Multiple  
AND Gate Symbol





Standard Multiple  
OR Gate Symbol




AND Array  
Symbol



OR Array  
Symbol



Major types of PLDs include **PROM**, **PAL**, and **PLA**



(a) Programmable read-only memory (PROM)



(b) Programmable array logic (PAL) device




(c) Programmable logic array (PLA) device

## Classification

# PROM

PROM is essentially consisted of a **Decoder** and a **Programmable OR plane**. The decoder is made of **Fixed AND plane**.



# PROM Gate Plane

Address Lines,  $k = 5$


Address number =  $2^k = 2^5 = 32$

Decoder dimension =  $k - to - 2^k = 5\text{-to-}32$  Decoder

Length of each word,  $n = 8 \text{ bits}$

Each OR gate input line =  $2^k = 2^5 = 32$

Total Programmable Internal Connections =  $2^k \times n = 2^5 \times 8 = 256$



# PROM Gate Plane Example

Address Lines = ?


Address number = ?

Decoder dimension = ?

Length of each word = ?

Each OR gate input line = ?

Total Programmable Internal Connections = ?



## Implement the following Boolean functions with PROM

$$F_1(A_0, A_1) = \sum (1, 2, 3)$$

$$F_2(A_0, A_1) = \sum (0, 2)$$


| $A_0$ | $A_1$ | $F_1$ | $F_2$ |
|-------|-------|-------|-------|
| 0     | 0     | 0     | 1     |
| 0     | 1     | 1     | 0     |
| 1     | 0     | 1     | 1     |
| 1     | 1     | 1     | 0     |

|       |       |   |   |
|-------|-------|---|---|
|       | $A_0$ | 0 | 1 |
| $A_1$ | 0     | 0 | 1 |
|       | 1     | 1 | 1 |

$F_1$

|       |       |   |   |
|-------|-------|---|---|
|       | $A_0$ | 0 | 1 |
| $A_1$ | 0     | 1 | 0 |
|       | 1     | 1 | 0 |

$F_2$



Designing  
with PROM




# Class Task

**Design a combinational circuit using PROM that accepts a 3-bit number and generates an output binary number equal to the square of the input number with necessary tabulations and illustrations.**

Programmable Logic Array (PLA) has a **programmable AND array** and a **programmable OR array**.

No. of **AND** gates = No. of **Product terms**  
No. of **OR** gates = No. of **Output functions**  
No. of **NOT** gates = No. of **Inputs**



PLA

Implement the following functions using PLA.

$$F_1 = A\bar{B} + AC + \bar{A}B\bar{C}$$

$$F_2 = \overline{AC + BC}$$

Step 01: Simplification:

Step 02: Calculations:


No. of **AND** gates = No. of **Product terms** = **4**

No. of **OR** gates = No. of **Output functions** = **2**

No. of **NOT** gates = No. of **Inputs** = **3**

PLA  
Example


### Step 03: Diagram:



## PLA Example

# PAL

Programmable Array Logic (PAL) has a **programmable AND array** and a **fixed OR array**.



No. of **AND** gates = No. of **Product terms**  
No. of **OR** gates = No. of **Output functions**  
No. of **NOT** gates = No. of **Inputs**

**PAL or PLA  
?**





Design a 4-bit Adder-Subtractor using PLA & PAL

