Lecture 9

- Video Transcoding
- Channel Coding

Video Transcoding

- Video transcoding refers to the conversion of a compressed video stream into another compressed video stream and may provide the following functionalities:
 - Format conversion
 - Bit rate reduction
 - Spatial resolution reduction
 - Temporal resolution reduction
 - Error resilience

Video Transcoding (T to H)

- Video transcoding is applied in a digital video broadcast (DVB) scenario, where a source video stream from a DVB-T signal is transcoded to a target video stream suitable for DVB-H enabled devices, such as mobile phones.
- Since the transcoding has to be performed in real-time on a mobile device with limited memory and computational power, an appropriate trade-off between computational complexity and visual quality has to be achieved

Transcoding Architectures

 Existing transcoding methods can be roughly grouped into 3 different categories

- Cascaded pixel domain transcoder
- Open loop transcoder
- Closed loop transcoder

Cascaded pixel domain transcoder

- Most straightforward approach is to cascade the decoder and encoder directly.
- The source video stream is fully decoded and then encoded to the target video stream considering the desired format, bit rate, frame rate and spatial resolution.
- Due to the encoding of the video stream, pixel domain transcoding is the most complex approach but also leads to the highest possible quality.

Open loop transcoder

- Least complex transcoding architecture.
- It translates the source bit-stream directly into the target bitstream by applying:
 - variable length decoding to obtain the macroblock information,
 - Re-quantising the DCT coefficients to meet the target bitrate,
 - remapping the motion vectors and macroblock types,
 - Variable length encoding.
- Since this may introduce a mismatch between the prediction before and after the transcoding, open loop transcoding approaches are subject to error accumulation which is commonly referred to as drift error.

Closed loop transcoder

- Aims at eliminating the mismatch between the predictions by approximating the cascaded pixel domain transcoder.
- This is achieved through a single feedback loop which compensates the error introduced by the initial prediction.
- Closed loop architectures provide a good trade-off

Channel Coding (Forward Error Correction)

Channel Coding

- Channel coding: signal processing according to the properties of transmission channel (medium): terrestrial, ground-to-satellite, fibre
- Two major types:
 - Convolutional coding:
 - binary coding, i.e., operating on 1 bit at a time
 - only requires error location + inversion of wrong bit
 - Block coding:
 - symbol coding, i.e., operating on blocks of tens or hundreds of bits at a time
 - more powerful, but requires error location + estimation of correct symbol)

Coding: What and Why?


- Loss of information, especially due to additive white Gaussian noise (AWGN)
- Purpose of Forward Error Correction (FEC): to improve the capacity of a channel by designing and exploiting redundant information to the data that are transmitted through the channel.
 - Channel coding is the process of designing and adding this FEC information
 - Adding redundancy, i.e., no new payload info
 - Based on error correction schemes (ARQ, etc.)

Advances in Coding

- ARQ (Automatic Repeat request)
- Linear block codes
- Hamming codes
- Convolutional coding
- Block based channel coding
- Turbo coding
- Coded modulation
- Space-time block and trellis coding
- Turbo equalisation
- Low Density Parity Check (LDPC) coding

Code Classification

Coding methods



Block Codes vs. Convolutional Codes

- Block codes:
 - input bit stream divided in blocks of fixed length m
 (number of symbols); m correction symbols added on

'm' information bits

n-m code bit

Achieved rate = n/m bits

Block Codes vs. Convolutional Codes

- Convolutional codes:
 - each bit is considered one by one
 - shift register stores S previous bits for processing




Figure 1: Shift Register in Convolutional code

Overview

- ARQ (telecom systems)
- Parity (digital circuit design)
- Linear block codes (telecom systems)
- Convolutional codes
- Viterbi decoding

Convolutional Coding (CC)

• Generate extra bits to protect data (n > m)


- Most robust way: generate one correction bit for <u>every</u> new data bit
 - this is also most expensive way, in terms of extra bits and lowering of throughput
- Has encoder and decoder

Representations

- Shift register
- Polynomial expansion generator matrix
- State table & state diagram
- Trellis
- Tree
- Parity check matrix/syndrome


Shift Register Representation

- Many types of convolutional encoders exist
- Simple example:



Some Definitions

- Two main CC parameters :
 - coding rate R
 - constraint length K
 - E.g. "rate-½, (constraint) length-3 convolutional encoder"



m = number of input lines (in example: m = 1)

S = length of shift register (memory depth) = 2

 \Rightarrow memory size: $S \cdot m = 2$

K = number of inputs contributing to output of encoder

= constraint length = (S+1)m = 3

n = number of output lines = 2

 \Rightarrow coding rate: $R = m/n = \frac{1}{2}$ (< 1)

NB: bandwidth expansion factor = 1/R (> 1)

convolutional coder CC(n,m,K) = CC(2,1,3) or also CC(1/2,3)

Representations

- Shift register
- Polynomial expansion generator matrix (covered in telecoms module)
- State table & state diagram
- Trellis
- Tree
- Parity check matrix/syndrome

Polynomial Representation - Generator Matrix

$$[c]_{1\times n} = [d]_{1\times m}[G]_{m\times n}$$

c = output <u>c</u>ode word vector

 $d = \text{input } \underline{d}$ ata word vector

G = generator matrix (m inputs, n outputs)

Representations

- Shift register
- Polynomial expansion generator matrix
- State table & state diagram
- Trellis
- Tree
- Parity check matrix/syndrome

Input (b _i)	S ₁	S ₂	Output (b ₁)	Output (b ₂)
0	0	0	0	0
1				
1				
1				
0				
1				
1				
0				
0	EBU7	32U - Digital Broadcast	ing	

	Inpu	ut (b _i)	S ₁	S ₂	Output (b ₁)	Output (b ₂)
	0		0	0	0	0
	1		0			
	1		1			
	1	*	1			
	0		1			
	1		0			
	1		1			
	0		1			
V	0		O EBU7	32U - Digital Broadcast	Ing	

Input (b _i)	S ₁		S ₂	Output (b ₁)	Output (b ₂)
0	0		0	0	0
1	0	<i></i>	0		
1	1		0		
1	1		1		
0	1		1		
1	0		1		
1	1		0		
0	1		1		
0	0	EBU7	1 32U - Digital Broadcast	ing	

Input (b _i)	S ₁	S ₂	Output $b_1 = mod_2(b_i + s_1 + s_2)$	Output $b_2 = mod_2(b_i + s_2)$
0	0	0	0	0
1	0	0)	1	1
1	1	0		
1	1	1		
0	1	1		
1	0	1		
1	1	0		
0	1	1		
0	0	1	EBU732U - Digital Broadcasting	26

Input (b _i)	S ₁	s ₂	Output $b_1 = mod_2(b_i + s_1 + s_2)$	Output b ₂ =mod ₂ (b _i +s ₂)
0	0	0	0	0
1	0	0	1	1
1	1	0	0	1
1	1	1	1	0
0	1	1	0	1
1	0	1	0	0
1	1	0	0	1
0	1	1	0	1
0	0	1	1 EBU732U - Digital Broadcasting	1 27


Input (b _i)	S ₁	s ₂	Output (b ₁)	Output (b ₂)
0	0	0	0	0
1	0	0	1	1
1	1	0	0	1
1	1	1	1	0
0	1	1	0	1
1	0	1	0	0
1	1	0	0	1
0	1	1	0	1
0	0	1	1	1

- 4 states: 00, 01, 10, 11
- Each state can transition to next state having received either a 1 or 0

Not all possible input/state combinations are included in table!

State Diagram

Input (b _i)	S ₁	S ₂	Output (b ₁)	Output (b ₂)
0	0	0	0	0
1	0	0	1	1
1	1	0	0	1
1	1	1	1	0
0_	1	1	0	1
1	0	1	0	0
0	1	0	1	0
0	1	1	0	1
0	0	1	1	1



 $b_1 = mod_2(b_i+s_1+s_2),$ $b_2 = mod_2(b_i+s_2)$ Key:

 S_1S_2

0/01

Forward Error Correction

- Starting from any state, there are only two legitimate transitions to a next state
- Finite State Machine (FSM): output depends not only on current input, but also on previous inputs
 - can be regarded as a form of prediction
 - e.g. if the current state is '01' but the received bit stream gives the next two bits as '11', one of these bits must be in error
- This CC(2,1,3) can correct single-bit errors
- Check: for a CC(R=1/2, K=k), each input has an effect on k consecutive pairs of output symbols
 - larger 'spread' k yields stronger power of error-correcting

Representations

- Shift register
- Polynomial expansion generator matrix
- State diagram
- Trellis
- Tree
- Parity check matrix/syndrome

State Diagram Issues


Advantages:

-compact representationfor long codes-all possible inputs/state/output combinations-clear separation of i/s/o

Disadvantage:

-difficult to track states and outputs as a function of time


- this becomes an issue when comparing expected and actual outputs



Trellis Diagram


- Trellis diagram is an extension of state diagram which explicitly shows the passage of time
 - All the possible states are shown for each instant of time.
 - Time is indicated by a movement to the right.
 - The input data bits and output code bits are represented by a unique path through the trellis.
 - After the second stage, each node in the trellis has
 2^k incoming paths and 2^k outgoing paths.

Trellis Diagram: States

















Trellis Diagram: States





Trellis Diagram: States






1/10 Trellis Diagram: States 11 0/01 1/01 - Input symbol = 1 - Input symbol = 0 1/00 10 01 0/10 1/11 0/11 input 00 00 OD 00 00 OD 00 10 100 10 10 10 01 0 \ EBU732U - Digital Broadcasting 37 10 10


Trellis: Output Path

Based on known input sequence, follow jumps from state to state in the state diagram to complete the trellis path:

e.g. input sequence = 101100 etc.:



38




Input = 1 Coded = 11 10 00 01 01 11 sequence = 10 10 01 01 11 1/10 100 EUU (assumed; given) 11 0/01 1/01 1/00 Always state oo 01 0/10 0/11 00 0/00 EBU732U - Digital Broadcasting

39

Decoding of Convolutional Codes

- Problem statement: input sequence unknown at receiver
- Two main CC decoding techniques:
 - Sequential decoding:
 - +: good performance for high-*K* codes
 - -: variable decoding time
 - Viterbi decoding:
 - +: fixed decoding time
 - -: computational time grows **exponentially** with *K*
 - Limited to K=7 or 9 in practice
 - e.g. for R=1/2: signal-to-noise ratio E_b/N can be reduced by 5 dB when using convolutional coding + Viterbi decoding

Viterbi Decoding



NB: Reimers: different state convention: state = S_2S_1 !! same trellis

1/10

0/01

10


0/11

11

1/01

Viterbi Decoding

- Path with highest weight (correct # received bits) is the most likely to have occurred so far



1/10

0/01


11


1/01

10


Viterbi Decoding
highest path is the most
probable

Received:





10



Traceback

- Traceback = decoding the optimum path in the trellis in backward direction, to estimate the original input bits
 - Requires backward state transitions
- In principle, traceback requires the entire coded output sequence to be known before backward procedure can be started (updated weights)
- In practice: it can be shown: traceback depth = $5 \times K$ is sufficient to give good performance of (non-punctured) Viterbi decoder

Code Concatenation

- What? Serial chaining/encapsulation of two different encoding methods
 - Typically: outer = Reed-Solomon, inner = convolutional
- +: further improved error correction power
- -: slower rate of data transmission: R_u/(R₁R₂)

