

General Purpose I/O: GPIO (A,B,C,D and E)

- 80 General Purpose I/O pins
- arranged in 5 ports named with **GPIOA**, **GPIOB**, **GPIOC**, **GPIOD** and **GPIOE**
- can be configured by software individually as input, output, open-drain or quasi-bidirectional mode.
- After reset, the I/O type of all pins stay in quasi-bidirectional mode and port data register **GPIOx_DOUT[15:0]** resets to **0x0000_FFFF**.

General Purpose I/O: GPIO (A,B,C,D and E)

Features

- **Four I/O modes:**
 - Quasi bi-direction
 - Push-Pull output
 - Open-Drain output
 - Input only with high impendence
- **TTL/Schmitt trigger input selectable**
- **I/O pin can be configured as interrupt source with edge/level setting**
- **High driver and high sink IO mode support**

General Purpose I/O: Register Map

Register	Offset	R/W	Description	Reset Value
GP_BA = 0x5000_4000				
GPIOA_PMD	GP_BA+0x000	R/W	GPIO Port A Pin I/O Mode Control	0xFFFF_FFFF
GPIOA_OFFD	GP_BA+0x004	R/W	GPIO Port A Pin Digital Input Path Disable Control	0x0000_0000
GPIOA_DOUT	GP_BA+0x008	R/W	GPIO Port A Data Output Value	0x0000_FFFF
GPIOA_DMASK	GP_BA+0x00C	R/W	GPIO Port A Data Output Write Mask	0x0000_0000
GPIOA_PIN	GP_BA+0x010	R	GPIO Port A Pin Value	0x0000_XXXX
GPIOA_DBEN	GP_BA+0x014	R/W	GPIO Port A De-bounce Enable	0x0000_0000
GPIOA_IMD	GP_BA+0x018	R/W	GPIO Port A Interrupt Mode Control	0x0000_0000
GPIOA_IEN	GP_BA+0x01C	R/W	GPIO Port A Interrupt Enable	0x0000_0000
GPIOA_ISRC	GP_BA+0x020	R/W	GPIO Port A Interrupt Source Flag	0XXXXX_XXXX
GPIOB_PMD	GP_BA+0x040	R/W	GPIO Port B Pin I/O Mode Control	0xFFFF_FFFF

General Purpose I/O: GPIOx_PMD

GPIO Port [A/B/C/D/E] I/O Mode Control (GPIOx PMD)

Register	Offset	R/W	Description	Reset Value
GPIOA_PMD	GP_BA+0x000	R/W	GPIO Port A Pin I/O Mode Control	0xFFFF_FFFF
GPIOB_PMD	GP_BA+0x040	R/W	GPIO Port B Pin I/O Mode Control	0xFFFF_FFFF
GPIOC_PMD	GP_BA+0x080	R/W	GPIO Port C Pin I/O Mode Control	0xFFFF_FFFF
GPIOD_PMD	GP_BA+0x0C0	R/W	GPIO Port D Pin I/O Mode Control	0xFFFF_FFFF
GPIOE_PMD	GP_BA+0x100	R/W	GPIO Port E Pin I/O Mode Control	0xFFFF_FFFF

31	30	29	28	27	26	25	24
PMD15		PMD14		PMD13		PMD12	
23	22	21	20	19	18	17	16
PMD11		PMD10		PMD9		PMD8	
15	14	13	12	11	10	9	8
PMD7		PMD6		PMD5		PMD4	
7	6	5	4	3	2	1	0
PMD3		PMD2		PMD1		PMD0	

Bits	Descriptions	
[2n+1:2n]	PMDn	<p>GPIOx I/O Pin[n] Mode Control</p> <p>Determine each I/O type of GPIOx pins.</p> <p>00 = GPIO port [n] pin is in INPUT mode</p> <p>01 = GPIO port [n] pin is in OUTPUT mode</p> <p>10 = GPIO port [n] pin is in Open-Drain mode</p> <p>11 = GPIO port [n] pin is in Quasi-bidirectional mode</p>

General Purpose I/O: GPIOx_DOUT

GPIO Port [A/B/C/D/E] Data Output Value (GPIOx_DOUT)

Register	Offset	R/W	Description	Reset Value
GPIOA_DOUT	GP_BA+0x008	R/W	GPIO Port A Data Output Value	0x0000_FFFF
GPIOB_DOUT	GP_BA+0x048	R/W	GPIO Port B Data Output Value	0x0000_FFFF
GPIOC_DOUT	GP_BA+0x088	R/W	GPIO Port C Data Output Value	0x0000_FFFF
GPIOD_DOUT	GP_BA+0x0C8	R/W	GPIO Port D Data Output Value	0x0000_FFFF
GPIOE_DOUT	GP_BA+0x108	R/W	GPIO Port E Data Output Value	0x0000_FFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DOUT[15:8]							
7	6	5	4	3	2	1	0
DOUT[7:0]							

Bits	Descriptions	
[31:16]	Reserved	Reserved
[n]	DOUT[n]	<p>GPIOx Pin[n] Output Value</p> <p>Each of these bits control the status of a GPIO pin when the GPIO pin is configured as output, open-drain and quasi-mode.</p> <p>1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configured as output, open-drain and quasi-mode.</p> <p>0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configured as output, open-drain and quasi-mode.</p>

General Purpose I/O: GPIOx_PIN

GPIO Port [A/B/C/D/E] Pin Value (GPIOx_PIN)

Register	Offset	R/W	Description	Reset Value
GPIOA_PIN	GP_BA+0x010	R	GPIO Port A Pin Value	0x0000_XXXX
GPIOB_PIN	GP_BA+0x050	R	GPIO Port B Pin Value	0x0000_XXXX
GPIOC_PIN	GP_BA+0x090	R	GPIO Port C Pin Value	0x0000_XXXX
GPIOD_PIN	GP_BA+0x0D0	R	GPIO Port D Pin Value	0x0000_XXXX
GPIOE_PIN	GP_BA+0x110	R	GPIO Port E Pin Value	0x0000_XXXX

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PIN[15:8]							
7	6	5	4	3	2	1	0
PIN[7:0]							

Bits	Descriptions	
[31:16]	Reserved	Reserved
[n]	PIN[n]	Port [A/B/C/D/E] Pin Values Each bit of the register reflects the actual status of the respective GPIO pin. If bit is 1, it indicates the corresponding pin status is high, else the pin status is low.

General Purpose I/O: GPIO (A,B,C,D and E)

- **Four I/O modes:**
 - Quasi bi-direction
 - Push-Pull output
 - Open-Drain output
 - Input only with high impendence

- Set **GPIOx_PMD (PMDn[1:0])**
- Output : **GPIOx_DOUT**
- Input : **GPIOx_PIN**

General Purpose I/O: GPIO (A,B,C,D and E)

- GPIO Interrupt and wakeup function

Each GPIO pin can be set as chip interrupt source by setting correlative **GPIOx_IEN** bit and **GPIOx_IMD**. There are four types of interrupt condition can be selected: low level trigger, high level trigger, falling edge trigger and rising edge trigger. For edge trigger condition, user can enable input signal de-bounce function to prevent unexpected interrupt happened which caused by noise. The de-bounce clock source and sampling cycle can be set through **DEBOUNCE** register.

The GPIO can also be the chip wakeup source when chip enter idle mode or power down mode.

General Purpose I/O: GPIOx_IMD

GPIO Port [A/B/C/D/E] Interrupt Mode Control (GPIOx IMD)

Register	Offset	R/W	Description	Reset Value
GPIOA_IMD	GP_BA+0x018	R/W	GPIO Port A Interrupt Mode Control	0xFFFF_0000
GPIOB_IMD	GP_BA+0x058	R/W	GPIO Port B Interrupt Mode Control	0xFFFF_0000
GPIOC_IMD	GP_BA+0x098	R/W	GPIO Port C Interrupt Mode Control	0xFFFF_0000
GPIOD_IMD	GP_BA+0x0D8	R/W	GPIO Port D Interrupt Mode Control	0xFFFF_0000
GPIOE_IMD	GP_BA+0x118	R/W	GPIO Port E Interrupt Mode Control	0xFFFF_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
IMD[15:8]							
7	6	5	4	3	2	1	0
IMD[7:0]							

Bits	Descriptions	
[31:16]	Reserved	Reserved
[n]	IMD[n]	<p>Port [A/B/C/D/E] Edge or Level Detection Interrupt Control</p> <p>IMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.</p> <p>1 = Level trigger interrupt 0 = Edge trigger interrupt</p> <p>If set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur</p> <p>The de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored.</p>

General Purpose I/O: GPIOx_IEN

GPIO Port [A/B/C/D] Interrupt Enable Control (GPIOx_IEN)

Register	Offset	R/W	Description	Reset Value
GPIOA_IEN	GP_BA+0x01C	R/W	GPIO Port A Interrupt Enable	0x0000_0000
GPIOB_IEN	GP_BA+0x05C	R/W	GPIO Port B Interrupt Enable	0x0000_0000
GPIOC_IEN	GP_BA+0x09C	R/W	GPIO Port C Interrupt Enable	0x0000_0000
GPIOD_IEN	GP_BA+0x0DC	R/W	GPIO Port D Interrupt Enable	0x0000_0000
GPIOE_IEN	GP_BA+0x11C	R/W	GPIO Port E Interrupt Enable	0x0000_0000

Bits	Descriptions	
[n+16]	IR_EN[n]	<p>Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High</p> <p>IR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wake-up function</p> <p>When set the IR_EN[n] bit to 1:</p> <p>If the interrupt is level trigger, the input PIN[n] state at level "high" will generate the interrupt.</p> <p>If the interrupt is edge trigger, the input PIN[n] state change from "low-to-high" will generate the interrupt.</p> <p>1 = Enable the PIN[n] level-high or low-to-high interrupt</p> <p>0 = Disable the PIN[n] level-high or low-to-high interrupt</p>
[n]	IF_EN[n]	<p>Port [A/B/C/D/E] Interrupt Enable by Input Falling Edge or Input Level Low</p> <p>IF_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wake-up function</p> <p>When set the IF_EN[n] bit to 1:</p> <p>If the interrupt is level trigger, the input PIN[n] state at level "low" will generate the interrupt.</p> <p>If the interrupt is edge trigger, the input PIN[n] state change from "high-to-low" will generate the interrupt.</p> <p>1 = Enable the PIN[n] state low-level or high-to-low change interrupt</p> <p>0 = Disable the PIN[n] state low-level or high-to-low change interrupt</p>

31	30	29	28	27	26	25	24
IR_EN[15:8]							
23	22	21	20	19	18	17	16
IR_EN[7:0]							
15	14	13	12	11	10	9	8
IF_EN[15:8]							
7	6	5	4	3	2	1	0
IF_EN[7:0]							

General Purpose I/O: Pxn_PDIO

GPIO Px.n Pin Data Input/Output (Pxn_PDIO)

Register	Offset	R/W	Description	Reset Value
PAn_PDIO	GP_BA+0x200 - GP_BA+0x23C	R/W	GPIO PA.n Pin Data Input/Output	0x0000_0001
PBn_PDIO	GP_BA+0x240 - GP_BA+0x27C	R/W	GPIO PB.n Pin Data Input/Output	0x0000_0001
PCn_PDIO	GP_BA+0x280 - GP_BA+0x2BC	R/W	GPIO PC.n Pin Data Input/Output	0x0000_0001
PDn_PDIO	GP_BA+0x2C0 - GP_BA+0x2FC	R/W	GPIO PD.n Pin Data Input/Output	0x0000_0001
PEn_PDIO	GP_BA+0x300 - GP_BA+0x3FC	R/W	GPIO PE.n Pin Data Input/Output	0x0000_0001

General Purpose I/O: Pxn_PDIO

Note: x = A/B/C/D/E and n = 0~15

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							Pxn_PDIO

Bits	Descriptions	
[0]	Pxn_PDIO	<p>GPIO Px.n Pin Data Input/Output</p> <p>Write this bit can control one GPIO pin output value</p> <p>1 = Set corresponding GPIO pin to high</p> <p>0 = Set corresponding GPIO pin to low</p> <p>Read this register to get GPIO pin status.</p> <p>For example: write PA0_PDIO will reflect the written value to bit GPIOA_DOUT[0], read PA0_PDIO will return the value of GPIOA_PIN[0]</p> <p>Note: The write operation will not be affected by register GPIOx_DMASK</p>