- > 80 General Purpose I/O pins
- arranged in 5 ports named with GPIOA, GPIOB, GPIOC,
 GPIOD and GPIOE
- can be configured by software individually as input, output, open-drain or quasi-bidirectional mode.
- After reset, the I/O type of all pins stay in quasibidirectional mode and port data register GPIOx_DOUT[15:0] resets to 0x0000_FFFF.

Features

- Four I/O modes:
 - Quasi bi-direction
 - Push-Pull output
 - Open-Drain output
 - Input only with high impendence
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- High driver and high sink IO mode support

General Purpose I/O: Register Map

Register	Offset	R/W	Description	Reset Value						
GP_BA = 0x5000_4000										
GPIOA_PMD	GP_BA+0x000	RW	GPIO Port A Pin I/O Mode Control	0xFFFF_FFFF						
GPIOA_OFFD	GP_BA+0x004	RW	GPIO Port A Pin Digital Input Path Disable Control	0x0000_0000						
GPIOA_DOUT	GP_BA+0x008	R/W	GPIO Port A Data Output Value	0x0000_FFFF						
GPIOA_DMASK	GP_BA+0x00C	RW	GPIO Port A Data Output Write Mask	0x0000_0000						
GPIOA_PIN	GP_BA+0x010	R	GPIO Port A Pin Value	0x0000_XXXX						
GPIOA_DBEN	GP_BA+0x014	RW	GPIO Port A De-bounce Enable	0x0000_0000						
GPIOA_IMD	GP_BA+0x018	RW	GPIO Port A Interrupt Mode Control	0x0000_0000						
GPIOA_IEN	GP_BA+0x01C	R/W	GPIO Port A Interrupt Enable	0x0000_0000						
GPIOA_ISRC	GP_BA+0x020	R/W	GPIO Port A Interrupt Source Flag	0xXXXX_XXXX						
GPIOB_PMD	GP_BA+0x040	R/W	GPIO Port B Pin I/O Mode Control	0xFFFF_FFFF						

General Purpose I/O: GPIOX_PMD

GPIO Port [A/B/C/D/E] I/O Mode Control (GPIOx PMD)

Register	Offset	R/W	Description	Reset Value
GPIOA_PMD	GP_BA+0x000	R/W	GPIO Port A Pin I/O Mode Control	0xFFFF_FFFF
GPIOB_PMD	GP_BA+0x040	R/W	GPIO Port B Pin I/O Mode Control	0xFFFF_FFFF
GPIOC_PMD	GP_BA+0x080	R/W	GPIO Port C Pin I/O Mode Control	0xFFFF_FFFF
GPIOD_PMD	GP_BA+0x0C0	R/W	GPIO Port D Pin I/O Mode Control	0xFFFF_FFFF
GPIOE_PMD	GP_BA+0x100	R/W	GPIO Port E Pin I/O Mode Control	0xFFFF_FFFF

31	30	29	28	27	26	25	24
PM	D15	PMD14		PMD13		PM	D12
23	22	21	20	19	18	17	16
PM	D11	PM	D10	PM	ID9	PMD8	
15	14	13	12	11	10	9	8
PM	ID7	PMD6		PMD5		PN	ID4
7	6	5	4	3	2	1	0
PM	D3	PM	PMD2 PMD1 PMD0		ID0		

Bits	Description	Descriptions							
		GPIOx I/O Pin[n] Mode Control							
		Determine each I/O type of GPIOx pins. 00 = GPIO port [n] pin is in INPUT mode							
[2n+1:2n]	PMDn	01 = GPIO port [n] pin is in OUTPUT mode							
		10 = GPIO port [n] pin is in Open-Drain mode							
		11 = GPIO port [n] pin is in Quasi-bidirectional mode							

General Purpose I/O: GPIOX_DOUT

GPIO Port [A/B/C/D/E] Data Output Value (GPIOx DOUT)

Register	Offset	R/W	Description	Reset Value
GPIOA_DOUT	GP_BA+0x008	R/W	GPIO Port A Data Output Value	0x0000_FFFF
GPIOB_DOUT	GP_BA+0x048	R/W	GPIO Port B Data Output Value	0x0000_FFFF
GPIOC_DOUT	GP_BA+0x088	R/W	GPIO Port C Data Output Value	0x0000_FFFF
GPIOD_DOUT	GP_BA+0x0C8	R/W	GPIO Port D Data Output Value	0x0000_FFFF
GPIOE_DOUT	GP_BA+0x108	R/W	GPIO Port E Data Output Value	0x0000_FFFF

31	30	29	28	27	26	25	24					
Reserved												
23	22	21	20	19	18	17	16					
	Reserved											
15	14	13	12	11	10	9	8					
			DOUT	[15:8]								
7	6	5	4	3	2	1	0					
			DOU	Γ[7:0]								

Bits	Descriptions	
[31:16]	Reserved	Reserved
		GPIOx Pin[n] Output Value
		Each of these bits control the status of a GPIO pin when the GPIO pin is configures as output, open-drain and quasi-mode.
[n]	DOUT[n]	1 = GPIO port [A/B/C/D/E] Pin[n] will drive High if the GPIO pin is configures as output, open-drain and quasi-mode.
		0 = GPIO port [A/B/C/D/E] Pin[n] will drive Low if the GPIO pin is configures as output, open-drain and quasi-mode.

General Purpose I/O: GPIOX_PIN

GPIO Port [A/B/C/D/E] Pin Value (GPIOx PIN)

Register	Offs	et	R/W	Des	Description					Reset Value
GPIOA_PIN	GP_	BA+0x010	R	GPI	SPIO Port A Pin Value					0x0000_XXXX
GPIOB_PIN	GP_	BA+0x050	R	GPI	SPIO Port B Pin Value					0x0000_XXXX
GPIOC_PIN	GP_	BA+0x090	R	GPI	SPIO Port C Pin Value					0x0000_XXXX
GPIOD_PIN	GP_	BA+0x0D0	R	GPI	GPIO Port D Pin Value					0x0000_XXXX
GPIOE_PIN	GP_	BA+0x110	R	GPI	GPIO Port E Pin Value					0x0000_XXXX
31	30	29	28		27	26	25	24	1	

31	30	29	28	27	26	25	24					
Reserved												
23	22	21	20	19	18	17	16					
			Rese	erved								
15	14	13	12	11	10	9	8					
			PIN[15:8]								
7	6	5	4	3	2	1	0					
			PIN	[7:0]								

Bits	Descriptions	Descriptions						
[31:16]	Reserved	Reserved						
[n]	PIN[n]	Port [A/B/C/D/E] Pin Values Each bit of the register reflects the actual status of the respective GPIO pin If bit is 1, it indicates the corresponding pin status is high, else the pin status is low						

- Four I/O modes:
 - Quasi bi-direction
 - Push-Pull output
 - Open-Drain output
 - Input only with high impendence

- Set GPIOx_PMD (PMDn[1:0])
- Output : GPIOx_DOUT
- Input : GPIOx_PIN

- GPIO Interrupt and wakeup function

Each GPIO pin can be set as chip interrupt source by setting correlative GPIOx_IEN bit and GPIOx_IMD. There are four types of interrupt condition can be selected: low level trigger, high level trigger, falling edge trigger and rising edge trigger. For edge trigger condition, user can enable input signal de-bounce function to prevent unexpected interrupt happened which caused by noise. The de-bounce clock source and sampling cycle can be set through DEBOUNCE register.

The GPIO can also be the chip wakeup source when chip enter idle mode or power down mode.

General Purpose I/O: GPIOx_IMD

GPIO Port [A/B/C/D/E] Interrupt Mode Control (GPIOx IMD)

Register	Offset	R/W	Description	Reset Value
GPIOA_IMD	GP_BA+0x018	R/W	GPIO Port A Interrupt Mode Control	0xXXXX_0000
GPIOB_IMD	GP_BA+0x058	R/W	GPIO Port B Interrupt Mode Control	0xXXXX_0000
GPIOC_IMD	GP_BA+0x098	R/W	GPIO Port C Interrupt Mode Control	0xXXXX_0000
GPIOD_IMD	GP_BA+0x0D8	R/W	GPIO Port D Interrupt Mode Control	0xXXXX_0000
GPIOE_IMD	GP_BA+0x118	R/W	GPIO Port E Interrupt Mode Control	0xXXXX_0000

31	30	29	28	27	26	25	24						
	Reserved												
23	22	21	20	19	18	17	16						
	Reserved												
15	14	13	12	11	10	9	8						
			IMD[15:8]									
7	6	5	4	3	2	1	0						
			IMD	[7:0]									

Bits	Descriptions				
[31:16]	Reserved	Reserved			
[n]	IMD[n]	Port [A/B/C/D/E] Edge or Level Detection Interrupt Control IMD[n] is used to control the interrupt is by level trigger or by edge trigger. If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce. If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt. 1 = Level trigger interrupt 0 = Edge trigger interrupt If set pin as the level trigger interrupt, then only one level can be set on the registers GPIOx_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will occur The de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level triggered, the de-bounce enable bit is ignored.			

General Purpose I/O: GPIOX_IEN

GPIO Port [A/B/C/D] Interrupt Enable Control (GPIOx IEN)

Register	Offset	R/W	Description	Reset Value
GPIOA_IEN	GP_BA+0x01C	RW	GPIO Port A Interrupt Enable	0x0000_0000
GPIOB_IEN	GP_BA+0x05C	RW	GPIO Port B Interrupt Enable	0x0000_0000
GPIOC_IEN	GP_BA+0x09C	R/W	GPIO Port C Interrupt Enable	0x0000_0000
GPIOD_IEN	GP_BA+0x0DC	R/W	GPIO Port D Interrupt Enable	0x0000_0000
GPIOE_IEN	GP_BA+0x11C	RW	GPIO Port E Interrupt Enable	0x0000_0000

Bits	Descriptions							
		Port [A/B/C/D/E] Interrupt Enable by Input Rising Edge or Input Level High						
		IR_EN[n] used to enable the interrupt for each of the corresponding input GPIO_PIN[n]. Set bit to 1 also enable the pin wake-up function						
		When set the IR_EN[n] bit to 1:						
[n+16]	IR_EN[n]	If the interrupt is level trigger, the input PIN[n] state at level "high" will generate the interrupt.						
		1	If the interrupt is edge trigger, the input PIN[n] state change from "low-to-high" will generate the interrupt.					
		1 = Ena	able the PIN[n] level-high or I	ow-to-high	interrupt			
		0 = Disa	able the PIN[n] level-high or	low-to-high	interrupt			
	IF_EN[n]	Port [A	/B/C/D/E] Interrupt Enable	by Input F	alling Edge or Input Level Low			
		IF_EN[n] used to enable the interrupt for each of the corresponding GPIO_PIN[n]. Set bit to 1 also enable the pin wake-up function						
		When s	set the IF_EN[n] bit to 1:					
[n]		If the interrupt is level trigger, the input PIN[n] state at level "low" will generat interrupt.						
			nterrupt is edge trigger, the te the interrupt.	input PIN[n] state change from "high-to-low" will			
		1 = Ena	able the PIN[n] state low-leve	el or high-to	-low change interrupt			
		0 = Disa	able the PIN[n] state low-leve	el or high-to	-low change interrupt			

31	30	29	28	27	26	25	24	
	IR_EN[15:8]							
23	22	21	20	19	18	17	16	
	IR_EN[7:0]							
15	14	13	12	11	10	9	8	
	IF_EN[15:8]							
7	6	5	4	3	2	1	0	
			IF_EI	N[7:0]				

General Purpose I/O: Pxn_PDIO

GPIO Px.n Pin Data Input/Output (Pxn PDIO)

Register	Offset	R/W	Description	Reset Value
	GP_BA+0x200			
PAn_PDIO	-	R/W	GPIO PA.n Pin Data Input/Output	0x0000_0001
	GP_BA+0x23C			
	GP_BA+0x240			
PBn_PDIO	-	R/W	GPIO PB.n Pin Data Input/Output	0x0000_0001
	GP_BA+0x27C			
	GP_BA+0x280			
PCn_PDIO	-	R/W	GPIO PC.n Pin Data Input/Output	0x0000_0001
	GP_BA+0x2BC			
	GP_BA+0x2C0			
PDn_PDIO	-	R/W	GPIO PD.n Pin Data Input/Output	0x0000_0001
	GP_BA+0x2FC			
	GP_BA+0x300			
PEn_PDIO	-	R/W	GPIO PE.n Pin Data Input/Output	0x0000_0001
	GP_BA+0x3FC			

General Purpose I/O: Pxn_PDIO

Note: x = A/B/C/D/E and n = 0~15

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
Reserved						Pxn_PDIO		

Bits	Descriptions	Descriptions					
		GPIO Px.n Pin Data Input/Output					
		Write this bit can control one GPIO pin output value					
		1 = Set corresponding GPIO pin to high					
[0]	Pxn_PDIO	0 = Set corresponding GPIO pin to low					
[-]	· · · · <u>-</u> · · · · ·	Read this register to get GPIO pin status.					
		For example: write PA0_PDIO will reflect the written value to bit GPIOA_DOUT[0] read PA0_PDIO will return the value of GPIOA_PIN[0]					
		Note: The write operation will not be affected by register GPIOx_DMASK					