



King Mongkut's University of Technology Thonburi

Department of Electronics and Telecommunication Engineering Faculty of Engineering

EIE/ENE 335 Digital Circuit and Microprocessor Lab

for the 3rd year student

Experiment: PWM Generator and Capture Timer (PWM)

Objectives

- How to use
 - the NuMicro™ NUC100 series driver to do the fast application software development
 - Pulse Width Modulation (PWM)


Background Theory

PWM Generator


NuMicro™ NUC130/NUC140 has 2 sets of PWM group supports total 4 sets of PWM Generators which can be configured as 8 independent PWM outputs, PWM0~PWM7, or as 4 complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3), (PWM4, PWM5) and (PWM6, PWM7) with 4 programmable dead-zone generators.

To prevent PWM driving output pin with unsteady waveform, the 16-bit period down counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers the updated value will be load into the 16-bit down counter/ comparator at the time down counter reaching zero. The double buffering feature avoids glitch at PWM outputs.

- 2 PWM group (PWMA/PWMB) to support 8 PWM channels or 4 PWM paired channels
- PWM group has two PWM generators. Each PWM generator supports one 8-bit prescaler, one clock divider, two PWM-timers (down counter), one dead-zone generator and two PWM outputs
- Up to 16-bit resolution
- PWM Interrupt request synchronized with PWM period
- One-shot or Auto-reload mode PWM




PWM Generator 0 Clock Source Control




The PWM period and duty control are configured by PWM down-counter register (CNR) and PWM comparator register (CMR). Note that the corresponding GPIO pins must be configured as PWM function (enable POE and disable CAPENR) for the corresponding PWM channel.

- PWM frequency = $\text{PWM}_{xy_CLK} / [(\text{prescale} + 1) * (\text{clock divider}) * (\text{CNR} + 1)]$; where xy, could be 01, 23, 45 or 67, depends on selected PWM channel.
- Duty ratio = $(\text{CMR} + 1) / (\text{CNR} + 1)$
- $\text{CMR} \geq \text{CNR}$: PWM output is always high
- $\text{CMR} < \text{CNR}$:
 - o PWM low width = $(\text{CNR} - \text{CMR})$ unit [one PWM clock cycle];
 - o PWM high width = $(\text{CMR} + 1)$ unit
- $\text{CMR} = 0$: PWM low width = (CNR) unit; PWM high width = 1 unit



Note: x= 0~3.



PWM-Timer Operation Timing

Equipment required

- Nu_LB-002 (Nuvoton learning board)

Reference:

1. [Nu_LB-002 Rev 2.1 User's Manual](#)
2. [NuMicro™ NUC130_140 Technical Reference Manual EN V2.02](#)
3. [NuMicro™ NUC100 Series Driver Reference Guide V1.05.002](#)

Procedure 1: PWM Generator

1. Replace the content of the 'Smpl_Start_Kit.c' with the '[PWM](#)' lab file.
2. Compile the project, and run the program.
3. Study the program and answer the following questions.

```

12 #include <stdio.h>
13 #include "NUC1xx.h"
14 #include "LCD_Driver.h"
15 #include "Driver\DrvSYS.h"
16
17 void InitPWM1(void) {
18     /* Step 1. GPIO initial */
19     SYS->GPAMFP.PWM1_AD14 = 1;    // System Manager Control Registers
20
21     /* Step 2. Enable and Select PWM clock source*/
22     SYSCLK->APBCLK.PWM01_EN = 1;  // Enable PWM clock
23     SYSCLK->CLKSEL1.PWM01_S = 0;  // Select 12MHz for PWM clock source
24     // 0:12MHz, 1:32.768 kHz, 2:HCLK, 3:22.1184 MHz
25     PWMA->PPR.CP01 = 11; // Prescaler 0~255, Setting 0 to stop output clock
26     PWMA->CSR.CSR1 = 3;    // clock divider -> 0:/2, 1:/4, 2:/8, 3:/16, 4:/1
27     // PWM frequency = PWMxy_CLK/[(prescale+1)*(clock divider)*(CNR+1)]
28     // Ex:= 12M/[(11+1)*(16)*(2^16)] = 0.95367 Hz -> T = 1.048576 ~ 262+786
29
30     /* Step 3. Select PWM Operation mode */
31     PWMA->PCR.CH1MOD = 1; // 0:One-shot mode, 1:Auto-load mode
32     // CNR and CMR will be auto-cleared after setting CHOMOD form 0 to 1.
33     PWMA->CNR1 = 0xFFFF;
34     PWMA->CMR1 = 0x3FFF;
35     // CMR < CNR: PWM low width = (CNR-CMR) unit [one PWM clock cycle]
36     //          PWM high width = (CMR+1) unit
37
38     PWMA->PCR.CH1INV = 0; // Inverter -> 0:off, 1:on
39     PWMA->PCR.CH1EN = 1;  // PWM function -> 0:Disable, 1:Enable
40     PWMA->POE.PWM1 = 1;   // Output to pin -> 0:Disable, 1:Enable
41 }
42
43 void InitPWM2(void) {
44     /* Step 1. GPIO initial */
45     SYS->GPAMFP.PWM2_AD15 = 1;    // System Manager Control Registers
46
47     /* Step 2. Enable and Select PWM clock source*/
48     SYSCLK->APBCLK.PWM23_EN = 1;  // Enable PWM clock
49     SYSCLK->CLKSEL1.PWM23_S = 0;  // Select 12Mhz for PWM clock source
50     // 0:12MHz, 1:32.768 kHz, 2:HCLK, 3:22.1184 MHz
51     PWMA->PPR.CP23 = 1;    // Prescaler 0~255, Setting 0 to stop output clock
52     PWMA->CSR.CSR2 = 4;    // clock divider -> 0:/2, 1:/4, 2:/8, 3:/16, 4:/1
53     // PWM frequency = PWMxy_CLK/[(prescale+1)*(clock divider)*(CNR+1)]
54     // Ex:= 12M/[(1+1)*(1)*(8191)] = 732.5 Hz -> T = 1365 micros. ~ 682+682
55
56     /* Step 3. Select PWM Operation mode */
57     PWMA->PCR.CH2MOD = 1; // 0:One-shot mode, 1:Auto-load mode
58     // CNR and CMR will be auto-cleared after setting CHOMOD form 0 to 1.
59     PWMA->CNR2 = 0x1FFF;  // 0x1FFF = 8191
60     PWMA->CMR2 = 0x0FFF;
61
62     PWMA->PCR.CH2INV = 0; // Inverter -> 0:off, 1:on
63     PWMA->PCR.CH2EN = 1;  // PWM function -> 0:Disable, 1:Enable
64     PWMA->POE.PWM2 = 1;   // Output to pin -> 0:Disable, 1:Enable
65 }
66
67 //-----MAIN
68 int32_t main (void) {
69     UNLOCKREG();
70     SYSCLK->PWRCON.XTL12M_EN = 1;
71     SYSCLK->CLKSEL0.HCLK_S = 0;
72     // 0:Clock source from external 4~24 MHz(12MHz) high speed crystal clock
73     LOCKREG();
74
75     InitPWM1();
76     InitPWM2();
77
78     while(1) {}
79 }


```

Questions (PWM Generator)

1. Draw the PWM1 and PWM2 signal. (From oscilloscope)
2. How can we set the maximum frequency if using PWM clock = 12 MHz? And what is the maximum frequency?

PWM Generator pair

PWM controller is implemented with Dead Zone generator. They are built for power device protection. This function generates a programmable time gap to delay PWM rising output. User can program PPR.DZIx to determine the Dead Zone interval.



Paired-PWM Output with Dead Zone Generation Operation

Procedure 2: PWM Generator pair

1. Replace the content of the 'Smpl_Start_Kit.c' with the 'PWMpair' Labfiles.
2. Compile the project, and run the program.
3. Study the program and answer the following questions.

```

16 void InitPWM23(void) {
17     /* Step 1. GPIO initial */
18     SYS->GPAMFP.PWM2_AD15 = 1; // System Manager Control Registers
19     SYS->GPAMFP.PWM3_I2SMCLK = 1; // System Manager Control Registers
20
21     /* Step 2. Enable and Select PWM clock source*/
22     SYSCLK->APBCLK.PWM23_EN = 1; // Enable PWM clock
23     SYSCLK->CLKSEL1.PWM23_S = 0; // Select 12Mhz for PWM clock source
24     // 0:12MHz, 1:32.768 kHz, 2:HCLK, 3:22.1184 MHz
25     PWMA->PPR.CP23 = 1; // Prescaler 0~255, Setting 0 to stop output clock
26     PWMA->CSR.CSR2 = 4; // clock divider -> 0:/2, 1:/4, 2:/8, 3:/16, 4:/1
27     // PWM frequency = PWMxy_CLK/[(prescale+1)*(clock divider)*(CNR+1)]
28     // Ex:= 12M/[(1+1)*(1)*(8191)] = 732.5 Hz -> T = 1365 micros. ~ 682+682
29
30     /* Step 3. Select PWM Operation mode */
31     PWMA->PCR.CH2MOD = 1; // 0:One-shot mode, 1:Auto-load mode
32     //PWMA->PCR.CH3MOD=1; // 0:One-shot mode, 1:Auto-load mode
33     //CNR and CMR will be auto-cleared after setting CHOMOD form 0 to 1.
34     PWMA->CNR2 = 0x1FFF; // 0x1FFF = 8191
35     PWMA->CMR2 = 0x0FFF;
36
37     PWMA->PPR.DZI23 = 127; // These 8-bit determine dead zone length.
38     PWMA->PCR.DZEN23 = 1; // Dead-Zone 2 Generator Enable
39
40     PWMA->PCR.CH2INV = 0; // Inverter -> 0:off, 1:on
41     PWMA->PCR.CH2EN = 1; // PWM function -> 0:Disable, 1:Enable
42     PWMA->POE.PWM2 = 1; // Output to pin -> 0:Disable, 1:Enable
43
44     PWMA->POE.PWM3 = 1; // Output to pin -> 0:Disable, 1:Enable
45 }

```

Questions (PWM Generator pair)

1. Draw the PWM2 and PWM3 pair-signal. (From oscilloscope) what is the dead zone interval in microsecond?
2. How to set the maximum dead zone interval?

Capture Timer


The alternate feature of the PWM-timer is digital input Capture function. If Capture function is enabled the PWM output pin is switched as capture input mode. The Capture0 and PWM0 share one timer which is included in PWM0 and the Capture1 and PWM1 share PWM1 timer, and etc. Therefore user must setup the PWM-timer before enable Capture feature. After capture feature is enabled, the capture always latched PWM-counter to Capture Rising Latch Register (CRLR) when input channel has a rising transition and latched PWM-counter to Capture Falling Latch Register (CFLR) when input channel has a falling transition. Capture channel 0 interrupt is programmable by setting CCR0.CRL_IE0[1] (Rising latch Interrupt enable) and CCR0.CFL_IE0[2]] (Falling latch Interrupt enable) to decide the condition of interrupt occur. Capture channel 1 has the same feature by setting CCR0.CRL_IE1[17] and CCR0.CFL_IE1[18]. And capture channel 2 to channel 3 on each group have the same feature by setting the corresponding control bits in CCR2. For each group, whenever Capture issues Interrupt 0/1/2/3, the PWM counter 0/1/2/3 will be reload at this moment.

The maximum captured frequency that PWM can capture is confined by the capture interrupt latency. When capture interrupt occurred, software will do at least three steps, they are: Read PIIR to get interrupt source and Read CRLRx/CFLRx(x=0~3) to get capture value and

finally write 1 to clear PIIR to zero. If interrupt latency will take time T_0 to finish, the capture signal mustn't transition during this interval (T_0). In this case, the maximum capture frequency will be $1/T_0$.

For example: $HCLK = 50\text{ MHz}$, $PWM_CLK = 25\text{ MHz}$, Interrupt latency is 900 ns .

So the maximum capture frequency will be $1/900\text{ ns} \approx 1000\text{ kHz}$




Note: $X=0\sim3$

Capture Operation Timing

- The PWM counter will be reloaded with CNR_x when a capture interrupt flag ($CAPIFx$) is set.
- The channel low pulse width is $(CNR + 1 - CRLR)$.
- The channel high pulse width is $(CNR + 1 - CFLR)$.

There are eight PWM interrupts, $PWM0_INT \sim PWM7_INT$, which are divided into $PWMA_INT$ and $PWMB_INT$ for Advanced Interrupt Controller (AIC). PWM 0 and Capture 0 share one interrupt, PWM1 and Capture 1 share the same interrupt and so on. Therefore, PWM function and Capture function in the same channel cannot be used at the same time.



PWM Group A PWM-Timer Interrupt Architecture Diagram

Procedure 3: Capture Timer

1. Replace the content of the 'Smpl_Start_Kit.c' with the '[PWMcapture](#)' Labfiles.
2. Compile the project, and run the program.
3. Study the program, answer the following question(s), and do the assignment in the class.

```

17 #define PWM_CNR 0xFFFF
18
19 static uint16_t Timer3Counter=0;
20 uint16_t CaptureCounter = 0;
21 uint32_t CaptureValue[2];
22 //-----Capture0
23 void InitCapture0(void) {
24     /* Step 1. GPIO initial */
25     SYS->GPAMFP.PWM0_AD13 = 1;
26
27     /* Step 2. Enable and Select PWM clock source*/
28     SYSClk->APBCLK.PWM01_EN = 1; // Enable PWM clock
29     SYSClk->CLKSEL1.PWM01_S = 0; // Select 12Mhz for PWM clock source
30     // 0:12MHz, 1:32.768 kHz, 2:HCLK, 3:22.1184 MHz
31
32     PWMA->PPR.CP01 = 11; // Prescaler 0~255, Setting 0 to stop output clock
33     PWMA->CSR.CSR0 = 4; // clock divider -> 0:/2, 1:/4, 2:/8, 3:/16, 4:/1
34
35     /* Step 3. Select PWM Operation mode */
36     PWMA->PCR.CHOMOD = 1; // 0:One-shot mode, 1:Auto-load mode
37     //CNR and CMR will be auto-cleared after setting CHOMOD from 0 to 1.
38     PWMA->CNRO = PWM_CNR; // Set Reload register
39     PWMA->CAPENR = 1; // Enable Capture function pin
40     PWMA->CCRO.CAPCHOEN = 1; // Enable Capture function
41
42     /* Step 4. Set PWM Interrupt */
43     PWMA->CCRO.CRL_IE0 = 1; // Enable Capture rising edge interrupt
44     PWMA->CCRO.CFL_IE0 = 1; // Enable Capture falling edge interrupt
45     PWMA->PIER.PWMIE0 = 1; // Enable PWM interrupt for down-counter equal zero.
46     NVIC_EnableIRQ(PWMA_IRQn); // Enable PWM interrupt
47
48     /* Step 5. Enable PWM down counter*/
49     PWMA->PCR.CHOEN = 1; // Enable PWM down counter
50 }

```

```

51 //-----PWM1
52 void InitPWM1(void) {
53     /* Step 1. GPIO initial */
54     SYS->GPAMFP.PWM1_AD14 = 1;    // System Manager Control Registers
55
56     /* Step 2. Enable and Select PWM clock source*/
57     SYSCLK->APBCLK.PWM01_EN = 1;  // Enable PWM clock
58     SYSCLK->CLKSEL1.PWM01_S = 0;   // Select 12MHz for PWM clock source
59     // 0:12MHz, 1:32.768 kHz, 2:HCLK, 3:22.1184 MHz
60     PWMA->PPR.CP01 = 11; // Prescaler 0~255, Setting 0 to stop output clock
61     PWMA->CSR.CSR1 = 3; // clock divider -> 0:/2, 1:/4, 2:/8, 3:/16, 4:/1
62     // PWM frequency = PWMxy_CLK/[(prescale+1)*(clock divider)*(CNR+1)]
63     // Ex:= 12M/[(11+1)*(16)*(2^16)] = 0.95367 Hz -> T = 1.048576 ~ 262+786
64
65     /* Step 3. Select PWM Operation mode */
66     PWMA->PCR.CH1MOD = 1; // 0:One-shot mode, 1:Auto-load mode
67     //CNR and CMR will be auto-cleared after setting CHOMOD form 0 to 1.
68     PWMA->CNR1 = 0xFFFF;
69     PWMA->CMR1 = 0x3FFF;
70     // CMR < CNR: PWM low width = (CNR-CMR) unit [one PWM clock cycle]
71     //          PWM high width = (CMR+1) unit
72
73     PWMA->PCR.CH1INV = 0; // Inverter -> 0:off, 1:on
74     PWMA->PCR.CH1EN = 1; // PWM function -> 0:Disable, 1:Enable
75     PWMA->POE.PWM1 = 1; // Output to pin -> 0:Disable, 1:Enable
76 }
77 //-----PWM2
78 void InitPWM2(void) {
79     /* Step 1. GPIO initial */
80     SYS->GPAMFP.PWM2_AD15 = 1;    // System Manager Control Registers
81
82     /* Step 2. Enable and Select PWM clock source*/
83     SYSCLK->APBCLK.PWM23_EN = 1;  // Enable PWM clock
84     SYSCLK->CLKSEL1.PWM23_S = 0;   // Select 12Mhz for PWM clock source
85     // 0:12MHz, 1:32.768 kHz, 2:HCLK, 3:22.1184 MHz
86     PWMA->PPR.CP23 = 1; // Prescaler 0~255, Setting 0 to stop output clock
87     PWMA->CSR.CSR2 = 4; // clock divider -> 0:/2, 1:/4, 2:/8, 3:/16, 4:/1
88     // PWM frequency = PWMxy_CLK/[(prescale+1)*(clock divider)*(CNR+1)]
89     // Ex:= 12M/[(1+1)*(1)*(8191)] = 732.5 Hz -> T = 1365 micros. ~ 682+682
90
91     /* Step 3. Select PWM Operation mode */
92     PWMA->PCR.CH2MOD = 1; // 0:One-shot mode, 1:Auto-load mode
93     //CNR and CMR will be auto-cleared after setting CHOMOD form 0 to 1.
94     PWMA->CNR2 = 0x1FFF; // 0x1FFF = 8191
95     PWMA->CMR2 = 0x0FFF;
96
97     PWMA->PCR.CH2INV = 0; //Inverter->0:off, 1:on
98     PWMA->PCR.CH2EN = 1; //PWM function->0:Disable, 1:Enable
99     PWMA->POE.PWM2 = 1; //Output to pin->0:Disable, 1:Enable
100 }
101 //-----PWMA_IRQ
102 void PWMA_IRQHandler(void) { // PWM interrupt subroutine
103     if (PWMA->PIIR.PWMIF0) {
104         CaptureCounter++; // Delay (PWM_CNR+1) usec
105         if (CaptureCounter == 0) { // Overflow
106             PWMA->PIIR.PWMIF0 = 1; // write 1 to clear this bit to zero
107         }
108     }
109     if (PWMA->CCRO.CAPIF0) {
110         if (PWMA->CCRO.CFLRIO) { // Calculate High Level width
111             CaptureValue[0] = CaptureCounter*(PWM_CNR+1)+(PWM_CNR-PWMA->CFLR0); //usec
112             CaptureCounter = 0; // reset
113             PWMA->CCRO.CFLRIO = 0; // write 0 to clear this bit to zero if BCn bit is 0
114         }
115         if (PWMA->CCRO.CRLRIO) { //Calculate Low Level width
116             CaptureValue[1] = CaptureCounter*(PWM_CNR+1)+(PWM_CNR-PWMA->CRLR0); //usec
117             CaptureCounter = 0; // reset
118             PWMA->CCRO.CRLRIO = 0; // write 0 to clear this bit to zero if BCn bit is 0
119         }
120         PWMA->CCRO.CAPIF0 = 1; // write 1 to clear this bit to zero
121     }
122 }

```

```

123 //-----Timer3
124 void InitTIMER3(void) {
125     /* Step 1. Enable and Select Timer clock source */
126     SYSCLK->CLKSEL1.TMR3_S = 0; // Select 12Mhz for Timer3 clock source
127     // 0 = 12 MHz, 1 = 32 kHz, 2 = HCLK, 7 = 22.1184 MHz
128     SYSCLK->APBCLK.TMR3_EN = 1; // Enable Timer0 clock source
129
130     /* Step 2. Select Operation mode */
131     TIMER3->TCSR.MODE = 1; // 1 -> Select periodic mode
132     // 0 = One shot, 1 = Periodic, 2 = Toggle, 3 = continuous counting mode
133
134     /* Step 3. Select Time out period
135     = (Period of timer clock input) * (8-bit Prescale + 1) * (24-bit TCMP)*/
136     TIMER3->TCSR.PRESCALE = 11; // Set Prescale [0~255]
137     TIMER3->TCMPR = 1000000; // Set TCMPR [0~16777215]
138     // (1/12000000)*(11+1)*(1000000)= 1 sec or 1 Hz
139
140     /* Step 4. Enable interrupt */
141     TIMER3->TCSR.IE = 1;
142     TIMER3->TISR.TIF = 1; // Write 1 to clear the interrupt flag
143     NVIC_EnableIRQ(TMR3_IRQn); // Enable Timer0 Interrupt
144
145     /* Step 5. Enable Timer module */
146     TIMER3->TCSR.CRST = 1; // Reset up counter
147     TIMER3->TCSR.CEN = 1; // Enable Timer0
148 }
149 //-----Timer3_IRQ
150 void TMR3_IRQHandler(void) { // Timer0 interrupt subroutine
151     char lcd1_buffer[18] = "Timer3:";
152     char lcd2_buffer[18] = "High:";
153     char lcd3_buffer[18] = "Low: ";
154
155     Timer3Counter += 1;
156     sprintf(lcd1_buffer+7, " %d s.", Timer3Counter);
157     print_lcd(1, lcd1_buffer);
158
159     /* Display capture values */
160     if (CaptureValue[0] >= 1000000) {
161         sprintf(lcd2_buffer+5, "%dsec", CaptureValue[0]/1000000);
162     } else if (CaptureValue[0] >= 1000) {
163         sprintf(lcd2_buffer+5, "%dmsec", CaptureValue[0]/1000);
164     } else
165         sprintf(lcd2_buffer+5, "%dusec", CaptureValue[0]);
166     print_lcd(2, lcd2_buffer);
167
168     if (CaptureValue[1] >= 1000000) {
169         sprintf(lcd3_buffer+5, "%dsec", CaptureValue[1]/1000000);
170     } else if (CaptureValue[1] >= 1000) {
171         sprintf(lcd3_buffer+5, "%dmsec", CaptureValue[1]/1000);
172     } else
173         sprintf(lcd3_buffer+5, "%dusec", CaptureValue[1]);
174     print_lcd(3, lcd3_buffer);
175
176     TIMER3->TISR.TIF = 1; // Write 1 to clear the interrupt flag
177 }
178
179 //-----MAIN
180 int32_t main (void) {
181     UNLOCKREG();
182     SYSCLK->PWRCON.XTL12M_EN = 1;
183     SYSCLK->CLKSEL0.HCLK_S = 0;
184     LOCKREG();
185     Initial_panel(); //call initial pannel function
186     clr_all_pannal();
187     InitPWM1();
188     InitPWM2();
189     InitCapture0();
190     InitTIMER3();
191     print_lcd(0, "Capture demo");
192     print_lcd(1, ">>GPA12");
193
194     while(1) {}
195 }

```

Questions (Capture Timer)

1. What is the frequency of the PWM01_CLK?

Lab02_PWM

Assignment(s)

Summarize what you suppose to learn in this class.