



# Sequential Logic Design using VHDL

Lab Exercises on December 4, 2020

*Department of Electronics and Computer Engineering  
Pulchowk Campus, Lalitpur*

Ashlesh Pandey

PUL074BEX007

## Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Sequential Logic Circuits . . . . .	1
1.1.1	Synchronous Sequential Circuits . . . . .	1
1.1.2	Asynchronous Sequential Circuits . . . . .	1
1.2	VHDL Basics . . . . .	1
<b>2</b>	<b>Objectives</b>	<b>1</b>
<b>3</b>	<b>Lab Experiment Environment</b>	<b>2</b>
3.1	Xilinx ISE (Integrated Synthesis Environment) Design Suite . . . . .	2
<b>4</b>	<b>Lab Problems</b>	<b>2</b>
<b>5</b>	<b>Observations</b>	<b>15</b>
<b>6</b>	<b>Discussion</b>	<b>22</b>
	<b>Additional References</b>	<b>23</b>

## List of Figures

1	Sequential Logic Circuit . . . . .	1
2	JK flip flop using D flip flop . . . . .	2
3	T flip flop using D flip flop . . . . .	5
4	4-bit serial-in-serial-out (SISO) right-shift register . . . . .	6
5	4-bit synchronous up counter using T flip flop . . . . .	8
6	Asynchronous decade counter using T flip flop . . . . .	10
7	4-bit johnson counter using D flip flop . . . . .	11
8	2-bit BCD counter by cascading two 1-bit BCD counters . . . . .	13
9	Observed waveform for Problem 1 . . . . .	15
10	Observed RTL schematic for Problem 1 . . . . .	15
11	Observed waveform for Problem 2 . . . . .	15
12	Observed RTL schematic for Problem 2 . . . . .	16
13	Observed waveform for Problem 3 . . . . .	16
14	Observed RTL schematic for Problem 3 . . . . .	16
15	Observed waveform for Problem 4 . . . . .	17
16	Observed RTL schematic for Problem 4 . . . . .	17
17	Observed waveform for Problem 5 . . . . .	18
18	Observed RTL schematic for Problem 5 . . . . .	18
19	Observed waveform for Problem 6 . . . . .	19
20	Observed RTL schematic for Problem 6 . . . . .	19
21	Observed waveform for Problem 7 . . . . .	19
22	Observed RTL schematic for Problem 7 . . . . .	22

## Listings

### Problem 1

1	Combination circuit implementation: Dataflow model . . . . .	3
2	2-input NAND gate implementation: Dataflow model . . . . .	3
3	3-input NAND gate implementation: Dataflow model . . . . .	3
4	D flipflop implementation: Structural model . . . . .	3
5	J-K flipflop implementation: Structural model . . . . .	4
6	Testbench for all possible cases . . . . .	4

### Problem 2

7	T flipflop implementation: Structural model . . . . .	5
8	Testbench for all possible cases . . . . .	6

### Problem 3

9	4-bit serial-in-serial-out right-shift register implementation: Structural model . . . . .	7
10	Testbench for all possible cases . . . . .	7

### Problem 4

11	T flipflop implementation: Behavioral model . . . . .	8
12	4-bit synchronous up counter implementation: Structural model . . . . .	9
13	Testbench for all possible cases . . . . .	9

### Problem 5

14	4-bit asynchronous decade counter implementation: Structural model . . . . .	10
15	Testbench for all possible cases . . . . .	11

### Problem 6

16	D flipflop implementation: Structural model . . . . .	11
17	4-bit johnson counter implementation: Structural model . . . . .	12
18	Testbench for all possible cases . . . . .	12

### Problem 7

19	D flipflop implementation with enable pin: Structural model . . . . .	13
20	2-bit BCD counter implementation: Structural model . . . . .	14
21	Testbench for all possible cases . . . . .	14

# 1 Introduction

## 1.1 Sequential Logic Circuits

Unlike combinational logic circuits that change state depending upon the actual signals being applied to their inputs at that time, sequential logic circuits have some form of inherent "memory" built in. This means that sequential logic circuits are able to take into account their previous input state as well as those actually present. Thus, the output state of a sequential logic circuit is a function of the three states, viz. the "present input", the "past input" and/or the "past output".




Figure 1: Sequential Logic Circuit

### 1.1.1 Synchronous Sequential Circuits

Synchronous sequential circuits use pulsed or level inputs and a clock input to drive the circuit (with restrictions on pulse width and circuit propagation).

### 1.1.2 Asynchronous Sequential Circuits

Asynchronous sequential circuits do not use a clock signal as synchronous circuits do, instead the circuit is driven by the pulses of the inputs.

## 1.2 VHDL Basics

VHDL stands for Very High-Speed Integration Circuit HDL (Hardware Description Language). It is an IEEE (Institute of Electrical and Electronics Engineers) standard hardware description language that is used to describe and simulate the behavior of complex digital circuits. VHDL also includes design management features, and features that allow precise modeling of events that occur over time.

# 2 Objectives

The primary objectives of this lab experiment is to understand programming concepts in VHDL for a Field Programmable Gate Array(FPGA). VHDL coding concepts for a FPGA will enable us to write codes capable of:

- Implementing sequential circuits.
- Implementing test benches to verify the working of sequential circuits.

### 3 Lab Experiment Environment

The lab experiments were performed virtually via simulation softwares. The basic usages of these tools will allow us to write, simulate and synthesize sequential circuits.

#### 3.1 Xilinx ISE (Integrated Synthesis Environment) Design Suite

Xilinx ISE (Integrated Synthesis Environment) is a discontinued software tool from Xilinx for synthesis and analysis of HDL designs. It enables the developer to synthesize their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer. VHDL test benches are simulated on the ISE Simulator that provides a full-featured HDL simulator.

## 4 Lab Problems

### Problem 1

Write a VHDL code to implement a JK flip-flop using a D flip-flop and the characteristic equation given in equation 1. The D flip-flop needs to be implemented using a structural architecture style using the circuit shown in figure below. The JK ip-op must be constructed using a component declaration for a D flip-flop. Write a VHDL test bench to verify the operation of the JK ip-op and provide waveforms.

The JK flip flop takes two input namely J and K that are used for setting, resetting, toggling or retaining states on the flip flop. For a D flip flop to be used as a JK flip flop, the following equation must be implemented,

$$D = JQ' + K'Q$$




Figure 2: JK flip flop using D flip flop

combinational.vhd

```

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3
4 ENTITY combinational_1 IS PORT (
5     i1, i2, a3, a4 : IN STD_LOGIC;
6     o1 : OUT STD_LOGIC
7 );
8
9
10 END combinational_1;
11
12 ARCHITECTURE dataflow OF combinational_1 IS
13 BEGIN
14     o1 <= ((i1 AND a4) OR ((NOT i2) AND a3));
15     ;
16
17 END dataflow;

```

Listing 1: Combination circuit implementation: Dataflow model

nand\_2.vhd

```

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3
4 ENTITY nand_2 IS
5     PORT (
6         a, b : IN STD_LOGIC;
7         o : OUT STD_LOGIC);
8
9
10 END nand_2;
11
12 ARCHITECTURE DATAFLOW OF nand_2 IS
13 BEGIN
14     o <= a NAND b;
15
16 END DATAFLOW;

```

Listing 2: 2-input NAND gate implementation: Dataflow model

nand\_3.vhd

```

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3
4 ENTITY nand_3 IS
5     PORT (
6         a, b, c : IN STD_LOGIC;
7         o : OUT STD_LOGIC);
8
9
10 END nand_3;
11
12 ARCHITECTURE dataflow OF nand_3 IS
13 BEGIN
14     o <= NOT(a AND b AND c);
15
16 END dataflow;

```

Listing 3: 3-input NAND gate implementation: Dataflow model

dff.vhd

```

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3
4 ENTITY dff IS
5     PORT (
6         CLK, DATA : IN STD_LOGIC;
7         Q, QBAR : OUT STD_LOGIC);
8
9 END dff;
10
11 ARCHITECTURE structural OF dff IS
12     SIGNAL I1, I2, I3, I4 : STD_LOGIC;
13     SIGNAL I5 : STD_LOGIC := '0';
14     SIGNAL I6 : STD_LOGIC := '1';
15
16     COMPONENT nand_2
17         PORT (
18             a, b : IN STD_LOGIC;
19             o : OUT STD_LOGIC
20         );
21     END COMPONENT;
22
23     COMPONENT nand_3
24         PORT (
25             a, b, c : IN STD_LOGIC;
26             o : OUT STD_LOGIC
27         );
28     END COMPONENT;
29
30 BEGIN
31     Q <= I5;
32     QBAR <= I6;
33     O1 : nand_2 PORT MAP(a => I2, b => I4, o
34             => I1);
35     O2 : nand_2 PORT MAP(a => CLK, b =>
36             I1, o => I2);
37     O3 : nand_3 PORT MAP(a => I2, b =>
38             CLK, c => I4, o => I3);
39     O4 : nand_2 PORT MAP(a => I3, b =>
40             DATA, o => I4);
41     O5 : nand_2 PORT MAP(a => I2, b => I6, o
42             => I5);
43     O6 : nand_2 PORT MAP(a => I5, b => I3, o
44             => I6);
45
46 END structural;

```

Listing 4: D flipflop implementation: Structural model

```

jkff_st.vhd

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY jkff IS
    PORT (
        CLOCK, J, K : IN STD_LOGIC;
        QT, QTBAR : INOUT STD_LOGIC);
END jkff;

ARCHITECTURE structural OF jkff IS
    SIGNAL A1 : STD_LOGIC;
    SIGNAL A5 : STD_LOGIC := '0';
    SIGNAL A6 : STD_LOGIC := '1';

    COMPONENTdff
        PORT (
            CLK, DATA : IN STD_LOGIC;
            Q, QBAR : INOUT STD_LOGIC
        );
    END COMPONENT;

BEGIN
    QT <= A5;
    QTBAR <= A6;
    O1 : combinational_1 PORT MAP(i1 => J, i2 => K, a3 => A5, a4 => A6, o1 => A1);
    D1 :dff PORT MAP(CLK => CLOCK, DATA => A1, Q => A5, QBAR => A6);
END structural;

```

Listing 5: J-K flipflop implementation: Structural model

```

1 LIBRARY IEEE;
2 USE IEEE.STD.LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
4
5 ENTITY jkff_tb IS
6 END jkff_tb;
7
8 ARCHITECTURE behavioral OF jkff_tb IS
9   COMPONENT jkff
10    PORT (
11      CLOCK : IN STD.LOGIC;
12      J : IN STD.LOGIC;
13      K : IN STD.LOGIC;
14      QT : INOUT STD.LOGIC;
15      QTBAR : INOUT
16        STD.LOGIC
17    );
18  END COMPONENT;
19
20  SIGNAL clock : STD.LOGIC;
21  SIGNAL input_vector :
22    STD.LOGIC_VECTOR (1 DOWNTO
23      0) := "00";
24  SIGNAL out1 : STD.LOGIC := '0';
25  SIGNAL out2 : STD.LOGIC := '1';
26  CONSTANT clk_p : TIME := 100 ns;
27
28 BEGIN
29   uut : jkff PORT MAP(
30     CLOCK => clock,
31     J => input_vector(1),
32     K => input_vector(0),
33     QT => out1,
34     QTBAR => out2
35   );
36
37 clkproc : PROCESS
38 BEGIN
39   clock <= '0';
40   WAIT FOR clk_p/2;
41   clock <= '1';
42   WAIT FOR clk_p/2;
43 END PROCESS clkproc;
44
45 stim_proc : PROCESS
46 BEGIN
47   FOR index IN 0 TO 3 LOOP
48     input_vector <=
49       STD.LOGIC_VECTOR
50       (to_unsigned(index, 2));
51     WAIT FOR 100 ns;
52   END LOOP;
53 END PROCESS;
54
55 END behavioral;

```

Listing 6: Testbench for all possible cases

**Problem 2**

Write a VHDL code to implement a T flip-flop using a D flip-flop and the characteristic equation. The D flip-flop needs to be implemented using a structural architecture style using the circuit shown in below figure. The T flip-flop must be constructed using a component declaration for a D flip-flop. Write a VHDL test bench to verify the operation of the T flip-flop and provide waveforms.




Figure 3: T flip flop using D flip flop

T flip flop, or also known as the toggle flip flop complements the output if the input T is high, else retains the state. For a D flip flop to be used as a T flip flop, the following equation must be implemented,

$$D = TQ' + T'Q$$

tff_st.vhd	
<pre> 1 LIBRARY IEEE; 2 USE IEEE.STD_LOGIC_1164.ALL; 3 4 ENTITY tff IS 5   PORT ( 6     CLOCK, T, TNOT: IN STD_LOGIC; 7     QT, QTBAR : INOUT STD_LOGIC); 8 END tff; 9 10 ARCHITECTURE structural OF tff IS 11   SIGNAL A1 : STD_LOGIC; 12   SIGNAL A5 : STD_LOGIC := '0'; 13   SIGNAL A6 : STD_LOGIC := '1'; 14 15   COMPONENTdff 16     PORT ( 17       CLK, DATA : IN STD_LOGIC; 18       Q, QBAR : INOUT STD_LOGIC 19     ); </pre>	<pre> 20   END COMPONENT; 21 22   COMPONENT combinational_1 23     PORT ( 24       i1, i2, a3, a4 : IN STD_LOGIC; 25       o1 : OUT STD_LOGIC 26     ); 27   END COMPONENT; 28 29 BEGIN 30   QT &lt;= A5; 31   QTBAR &lt;= A6; 32   O1 : combinational_1 PORT MAP(i1 =&gt; T, i2 =&gt; 33   TNOT, a3 =&gt; A5, a4 =&gt; A6, o1 =&gt; A1); 34   D1 : dff PORT MAP(CLK =&gt; CLOCK, DATA 35   =&gt; A1, Q =&gt; A5, QBAR =&gt; A6); </pre>

Listing 7: T flipflop implementation: Structural model

```

tff_tb.vhd

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
4
5 ENTITY tff_tb IS
6 END tff_tb;
7
8 ARCHITECTURE behavioral OF tff_tb IS
9   COMPONENT tff
10    PORT(
11      CLOCK: IN STD.LOGIC;
12      T: IN STD.LOGIC;
13      TNOT: IN STD.LOGIC;
14      QT: INOUT STD.LOGIC;
15      QTBAR: INOUT STD.LOGIC
16    );
17   END COMPONENT;
18
19   SIGNAL clk: STD.LOGIC;
20   SIGNAL input: STD.LOGIC;
21   SIGNAL out1: STD.LOGIC:= '0';
22   SIGNAL out2: STD.LOGIC:= '1';
23   CONSTANT clk_p: time:= 100 ns;
24
25 BEGIN
26   ut: tff PORT MAP(
27     CLOCK => clk,
28     T => input,
29     TNOT => not input,
30     QT => out1,
31     QTBAR => out2
32   );
33
34   clkproc: PROCESS
35   BEGIN
36     clk <= '0';
37     WAIT FOR clk_p/2;
38     clk <= '1';
39     WAIT FOR clk_p/2;
40   END PROCESS clkproc;
41
42   stim_proc: PROCESS
43   BEGIN
44     if out1 = 'U' then
45       input <= '0';
46       WAIT FOR 100 ns;
47     end if;
48
49     input <= '0';
50     WAIT FOR 100 ns;
51
52     input <= '1';
53     WAIT FOR 100 ns;
54   END PROCESS stim_proc;
55 END behavioral;
```

Listing 8: Testbench for all possible cases

**Problem 3**

Use VHDL to implement a 4-bit serial-in-serial-out (SISO) right-shift register as shown in figure below. Determine the output of the shift register after the input sequence 01010101 has been shifted eight times, starting with the MSB. Assume that the output of the shift register is reset initially to 0000. The shift register must be constructed with D flip-flops using a component declaration for a D flip-flop. Write a VHDL test bench to verify the operation of the 4-bit SISO and provide appropriate waveforms.




Figure 4: 4-bit serial-in-serial-out (SISO) right-shift register

```

    siso_st.vhd

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3
4 ENTITY siso IS
5   PORT (
6     CLOCK, Din : IN STD.LOGIC;
7     QA, QB, QC : INOUT STD.LOGIC;
8     Dout, QTBAR : INOUT STD.LOGIC);
9 END siso;
10
11 ARCHITECTURE structural OF siso IS
12   SIGNAL Q0, Q0B, Q1, Q1B, Q2, Q2B, Q3, Q3B,
13     A1 : STD.LOGIC;
14   SIGNAL A5 : STD.LOGIC := '0';
15   SIGNAL A6 : STD.LOGIC := '1';
16
17   COMPONENT dff
18     PORT (
19       CLK, DATA : IN STD.LOGIC;
20       Q, QBAR : INOUT STD.LOGIC
21     );
22   );
23 END COMPONENT;
24
25 BEGIN
26   Dout <= A5;
27   QTBAR <= A6;
28   QA <= Q0;
29   QB <= Q1;
30   QC <= Q2;
31   D1 : dff PORT MAP(CLK => CLOCK, DATA
32     => Din, Q => Q0, QBAR => Q0B);
33   D2 : dff PORT MAP(CLK => CLOCK, DATA
34     => Q0, Q => Q1, QBAR => Q1B);
35   D3 : dff PORT MAP(CLK => CLOCK, DATA
36     => Q1, Q => Q2, QBAR => Q2B);
37   D4 : dff PORT MAP(CLK => CLOCK, DATA
38     => Q2, Q => A5, QBAR => A6);
39
40 END structural;

```

Listing 9: 4-bit serial-in-serial-out right-shift register implementation: Structural model

```

    siso_tb.vhd

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
4
5 ENTITY siso_tb IS
6 END siso_tb;
7
8 ARCHITECTURE behavioral OF siso_tb IS
9   COMPONENT siso
10    PORT (
11      CLOCK : IN STD.LOGIC;
12      Din : IN STD.LOGIC;
13      QA, QB, QC : INOUT STD.LOGIC;
14      Dout : INOUT STD.LOGIC;
15      QTBAR : INOUT STD.LOGIC
16    );
17 END COMPONENT;
18
19 SIGNAL clk : STD.LOGIC;
20 SIGNAL input : STD.LOGIC;
21 SIGNAL input_seq : STD.LOGIC_VECTOR(7
22   DOWNTO 0) := "10101010";
23 SIGNAL qa, qb, qc : STD.LOGIC;
24 SIGNAL out1 : STD.LOGIC := '1';
25 CONSTANT clk_p : TIME := 100 ns;
26
27 BEGIN
28   uut : siso PORT MAP(
29     CLOCK => clk,
30     QA => qa,
31     QB => qb,
32     QC => qc,
33     Din => input,
34     Dout => out1
35   );
36
37   clkproc : PROCESS
38   BEGIN
39     clk <= '0';
40     WAIT FOR clk_p/2;
41     clk <= '1';
42     WAIT FOR clk_p/2;
43   END PROCESS clkproc;
44
45   stim_proc : PROCESS
46   BEGIN
47     FOR index IN 1 TO 8 LOOP
48       input <= input_seq(7);
49       input_seq(7 DOWNTO 1) <=
50       input_seq(6 DOWNTO 0);
51       input_seq(0) <= '0';
52       WAIT FOR 100 ns;
53     END LOOP;
54     WAIT;
55   END PROCESS stim_proc;
56
57 END behavioral;

```

Listing 10: Testbench for all possible cases

**Problem 4**

Write a VHDL code to implement a 4-bit synchronous up-counter as shown in below figure. In a synchronous counter all flip-flops receive a common clock signal and change their states at the same time. The shift-register must be constructed with T flip-flops using a component declaration for a T flip-flop. Write a VHDL test bench to verify the operation of the 4-bit synchronous up-counter and provide the appropriate waveforms.




Figure 5: 4-bit synchronous up counter using T flip flop

tff_be.vhd	
1	LIBRARY IEEE;
2	USE IEEE.STD_LOGIC_1164.ALL;
3	
4	ENTITY tff IS
5	PORT (
6	CLOCK, RESET, T : IN STD.LOGIC;
7	QT, QTBAR: OUT STD.LOGIC);
8	END tff;
9	
10	ARCHITECTURE behavioral OF tff IS
11	SIGNAL output : STD.LOGIC;
12	
13	BEGIN
14	PROCESS (RESET, CLOCK)
15	BEGIN
16	IF RESET = '1' THEN
17	output <= '0';
18	ELSIF CLOCK'EVENT AND CLOCK
19	= '1' THEN
20	IF T = '0' THEN
21	output <= output;
22	ELSIF T = '1' THEN
23	output <= NOT
24	output;
25	ELSE
26	output <= 'U';
27	END IF;
28	END IF;
29	END PROCESS;
30	QT <= output;
	QTBAR <= not output;
	END Behavioral;

Listing 11: T flipflop implementation: Behavioral model

```

syncup_st.vhd

1 LIBRARY IEEE;
2 USE IEEE.STD.LOGIC_1164.ALL;
3
4 ENTITY syncup IS
5   PORT (
6     clock, reset, input : IN STD.LOGIC;
7     data : OUT STD.LOGIC_VECTOR
8       (3 DOWNTO 0));
9 END syncup;
10
11 ARCHITECTURE structural OF syncup IS
12   COMPONENT tff
13     PORT (
14       CLOCK, RESET, T : IN STD.LOGIC;
15       QT, QTBAR: OUT STD.LOGIC
16     );
17   END COMPONENT;
18
19   SIGNAL temp : STD.LOGIC_VECTOR(3 DOWNTO 0) := "0000";
20   SIGNAL and_1, and_2 : STD.LOGIC;
21
22 BEGIN
23   and_1 <= temp(0) AND temp(1);
24   and_2 <= temp(2) AND and_1;
25
26   d0 : tff PORT MAP(CLOCK => clock,
27     RESET => reset, T => '1', QT =>
28     temp(0));
29
30   d1 : tff PORT MAP(CLOCK => clock,
31     RESET => reset, T => temp(0), QT =>
32     temp(1));
33
34   d2 : tff PORT MAP(CLOCK => clock,
35     RESET => reset, T => and_1, QT =>
36     temp(2));
37
38   d3 : tff PORT MAP(CLOCK => clock,
39     RESET => reset, T => and_2, QT =>
40     temp(3));
41
42   data <= temp;
43
44 END structural;

```

Listing 12: 4-bit synchronous up counter implementation: Structural model

```

syncup_tb.vhd

1 LIBRARY IEEE;
2 USE IEEE.STD.LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
4 USE IEEE.STD.LOGIC_UNSIGNED.ALL;
5
6 ENTITY syncup_tb IS
7 END syncup_tb;
8
9 ARCHITECTURE behavior OF syncup_tb IS
10  COMPONENT syncup
11    PORT (
12      clock : IN STD.LOGIC;
13      input : IN STD.LOGIC;
14      reset : IN STD.LOGIC;
15      data : OUT STD.LOGIC_VECTOR(3 DOWNTO 0));
16  END COMPONENT;
17
18  SIGNAL clock : STD.LOGIC := '0';
19  SIGNAL reset : STD.LOGIC := '1';
20  SIGNAL input : STD.LOGIC := '1';
21  SIGNAL data : STD.LOGIC_VECTOR(3 DOWNTO 0);
22
23 BEGIN
24   uut : syncup PORT MAP(
25     clock => clock,
26     input => input,
27     reset => reset,
28     data => data
29   );
30
31   clk : PROCESS
32   BEGIN
33     WAIT FOR 5ns;
34     clock <= NOT clock;
35   END PROCESS clk;
36
37   main : PROCESS
38   BEGIN
39     WAIT FOR 7 ns;
40     reset <= '0';
41
42     WAIT FOR 20ns;
43     input <= '1';
44
45     WAIT;
46   END PROCESS main;
47
48 END behavior;

```

Listing 13: Testbench for all possible cases

**Problem 5**

Use VHDL to design an asynchronous decade counter as shown in below figure. The 10 states of a decade counter represent the BCD numbers from 0 to 9. Write the VHDL test bench to verify the operation of the decade counter and provide waveforms.




Figure 6: Asynchronous decade counter using T flip flop

```
asyncdec_st.vhd

1 LIBRARY IEEE;
2 USE IEEE.STD.LOGIC_1164.ALL;
3
4 ENTITY asyncdec IS
5   PORT (
6     clock, input : IN STD.LOGIC;
7     data : OUT STD.LOGIC_VECTOR(3
8       DOWNTO 0));
9 END asyncdec;
10
11 ARCHITECTURE structural OF asyncdec IS
12   COMPONENT tff
13     PORT (
14       CLOCK, RESET, T : IN STD.LOGIC;
15       QT, QTBAR : OUT STD.LOGIC
16     );
17   END COMPONENT;
18
19   SIGNAL temp : STD.LOGIC_VECTOR(3
20     DOWNTO 0) := "0000";
21   SIGNAL ntemp : STD.LOGIC_VECTOR(3
22     DOWNTO 0) := "1111";
23
24   SIGNAL and_1 : STD.LOGIC := '1';
25 BEGIN
26   and_1 <= temp(1) AND temp(3);
27   d0 : tff PORT MAP(CLOCK => clock, RESET
28     => and_1, T => input, QT => temp(0),
29     QTBAR => ntemp(0));
30
31   d1 : tff PORT MAP(CLOCK => ntemp(0),
32     RESET => and_1, T => input, QT => temp
33     (1), QTBAR => ntemp(1));
34
35   d2 : tff PORT MAP(CLOCK => ntemp(1),
36     RESET => and_1, T => input, QT => temp
37     (2), QTBAR => ntemp(2));
38
39   d3 : tff PORT MAP(CLOCK => ntemp(2),
40     RESET => and_1, T => input, QT => temp
41     (3), QTBAR => ntemp(3));
42
43   data <= temp;
44
45   END structural;
```

Listing 14: 4-bit asynchronous decade counter implementation: Structural model

```
asyncdec_tb.vhd
```

<pre> 1 LIBRARY IEEE; 2 USE IEEE.STD.LOGIC_1164.ALL; 3 USE IEEE.NUMERIC_STD.ALL; 4 USE IEEE.STD.LOGIC_UNSIGNED.ALL; 5 6 ENTITY asyncdec_tb IS 7 END asyncdec_tb; 8 ARCHITECTURE behavior OF asyncdec_tb IS 9   COMPONENT asyncdec 10    PORT( clock : IN std_logic; 11        input : IN std_logic; 12        data : out std_logic_vector(3 13                                downto 0) ); 14   END COMPONENT; 15   SIGNAL clock : std_logic := '1'; 16   SIGNAL input : std_logic; 17   SIGNAL data : std_logic_vector(3 downto 0) : 18     = "0000"; </pre>	<pre> 19 20 BEGIN 21   uut: asyncdec PORT MAP( 22     clock =&gt; clock, 23     input =&gt; input, 24     data =&gt; data 25   ); 26 27   clk: PROCESS 28   BEGIN 29     wait for 5ns; 30     clock &lt;= not clock; 31   END PROCESS clk; 32 33   main: PROCESS 34   BEGIN 35     input &lt;= '1'; 36     wait; 37   END PROCESS main; 38 END behavior; </pre>
---	---

Listing 15: Testbench for all possible cases

### Problem 6

Use VHDL to design a four-bit Johnson counter as shown in below figure. The Johnson counter must be constructed using component declarations from the D flip-flops. Write a VHDL test bench to verify the operation of the Johnson counter and provide waveforms.




Figure 7: 4-bit johnson counter using D flip flop

```
dff_st.vhd
```

<pre> 1 LIBRARY IEEE; 2 USE IEEE.STD.LOGIC_1164.ALL; 3 USE IEEE.STD.LOGIC_ARITH.ALL; 4 USE IEEE.STD.LOGIC_UNSIGNED.ALL; 5 6 ENTITY dff IS 7   PORT ( 8     clock, reset, d : IN STD_LOGIC; 9     q, qnot: OUT STD_LOGIC); 10  END dff; 11 12 ARCHITECTURE structural OF dff IS 13  BEGIN </pre>	<pre> 14 15   PROCESS (clock, d) 16   BEGIN 17     IF reset = '1' THEN 18       q &lt;= '0'; 19     ELSIF(clock'EVENT AND clock = 20           '1') 21       THEN 22         q &lt;= d; 23       qnot &lt;= not d; 24     END IF; 25   END PROCESS; 26 27 END structural; </pre>
---	--

Listing 16: D flipflop implementation: Structural model

```

john_st.vhd

1 LIBRARY IEEE;
2 USE IEEE.STD.LOGIC_1164.ALL;
3 USE IEEE.STD.LOGIC_ARITH.ALL;
4 USE IEEE.STD.LOGIC_UNSIGNED.ALL;
5
6 ENTITY johnson IS PORT (
7     clock : IN STD.LOGIC;
8     reset : IN STD.LOGIC;
9     data : OUT STD.LOGIC_VECTOR(3
10    DOWNTO 0));
11 END johnson;
12
13 ARCHITECTURE structural OF johnson IS
14   COMPONENTdff
15     PORT (
16       clock : IN STD.LOGIC;
17       reset : IN STD.LOGIC;
18       d : IN STD.LOGIC;
19       q : OUT STD.LOGIC
20     );
21   END COMPONENT;
22
23   SIGNAL temp : STD.LOGIC_VECTOR(3
24    DOWNTO 0) := "0000";
25   SIGNAL wir : STD.LOGIC := '0';
26
27 BEGIN
28   wir <= NOT temp(0);
29   d0 : dff PORT MAP(reset => reset, clock =>
30                      clock, d => wir, q => temp(3));
31
32   d1 : dff PORT MAP(reset => reset, clock =>
33                      clock, d => temp(3), q => temp(2));
34
35   d2 : dff PORT MAP(reset => reset, clock =>
36                      clock, d => temp(2), q => temp(1));
37
38   d3 : dff PORT MAP(reset => reset, clock =>
39                      clock, d => temp(1), q => temp(0));
40
41   data <= temp;
42
43 END structural;

```

Listing 17: 4-bit johnson counter implementation: Structural model

```

john_tb.vhd

1 LIBRARY IEEE;
2 USE IEEE.STD.LOGIC_1164.ALL;
3
4 ENTITY johnson_tb IS
5 END johnson_tb;
6
7 ARCHITECTURE behavior OF johnson_tb IS
8   COMPONENT johnson
9     PORT (
10       clock : IN STD.LOGIC;
11       reset : IN STD.LOGIC;
12       data : OUT STD.LOGIC_VECTOR(3
13      DOWNTO 0));
14   END COMPONENT;
15
16   SIGNAL clock : STD.LOGIC := '0';
17   SIGNAL reset : STD.LOGIC := '1';
18   SIGNAL data : STD.LOGIC_VECTOR(3
19      DOWNTO 0);
20
21 BEGIN
22   uut : johnson PORT MAP(
23     clock => clock,
24     reset => reset,
25     data => data
26   );
27
28   clk : PROCESS
29   BEGIN
30     WAIT FOR 5ns;
31     clock <= NOT clock;
32   END PROCESS clk;
33
34   main : PROCESS
35   BEGIN
36     reset <= '1';
37     WAIT FOR 20ns;
38     reset <= NOT reset;
39     WAIT;
40   END PROCESS main;
41
42 END behavior;

```

Listing 18: Testbench for all possible cases

**Problem 7**

Use VHDL to create a 2-bit BCD counter as shown in below figure. The BCD counter consists of two 1-bit BCD counters cascaded to form a 2-bit BCD counter. The 2-bit BCD counter counts from 00 to 99. The 2-bit BCD counter must be constructed using component declarations for the D flip-flops.




Figure 8: 2-bit BCD counter by cascading two 1-bit BCD counters

```

q7diff.vhd

1 LIBRARY IEEE;
2 USE IEEE.STD.LOGIC_1164.ALL;
3 USE IEEE.STD.LOGIC_ARITH.ALL;
4 USE IEEE.STD.LOGIC_UNSIGNED.ALL;
5
6 ENTITY dff IS
7   PORT (
8     enable : IN STD.LOGIC;
9     d : IN STD.LOGIC;
10    clock : IN STD.LOGIC;
11    reset : IN STD.LOGIC;
12    q : OUT STD.LOGIC;
13    qb : OUT STD.LOGIC
14  );
15 END dff;
16

17 ARCHITECTURE behavioral OF dff IS
18 BEGIN
19   PROCESS (reset, clock, enable)
20   BEGIN
21     IF (enable = '1') THEN
22       IF (reset = '1') THEN
23         q <= '0';
24         qb <= '1';
25       ELSIF (clock'EVENT AND clock = '1')
26         THEN
27           q <= d;
28           qb <= NOT d;
29       END IF;
30     END IF;
31   END PROCESS;
32 END behavioral;

```

Listing 19: D flipflop implementation with enable pin: Structural model

```
q7bcd_st.vhd

1 LIBRARY IEEE;
2 USE IEEE.STD.LOGIC_1164.ALL;
3
4 ENTITY bit2dec IS
5   PORT (
6     clock, reset : IN STD.LOGIC;
7     output1 : OUT STD.LOGIC_VECTOR
8     (3 DOWNTO 0);
9     output2 : OUT STD.LOGIC_VECTOR
10    (3 DOWNTO 0));
11 END bit2dec;
12
13 ARCHITECTURE structural OF bit2dec IS
14   COMPONENTdff
15     PORT (
16       clock, enable, reset, d :
17         IN STD.LOGIC;
18       q, qb : OUT STD.LOGIC
19     );
20   END COMPONENT;
21
22   SIGNAL temp1 : STD.LOGIC_VECTOR (3
23     DOWNTO 0) := "0000";
24   SIGNAL temp2 : STD.LOGIC_VECTOR (3
25     DOWNTO 0) := "0101";
26   SIGNAL ntemp1 : STD.LOGIC_VECTOR (3
27     DOWNTO 0) := "1111";
28   SIGNAL ntemp2 : STD.LOGIC_VECTOR (3
29     DOWNTO 0) := "1010";
30   SIGNAL and_1 : STD.LOGIC := '1';
31   SIGNAL and_2 : STD.LOGIC := '1';

29 BEGIN
30   d0 : dff PORT MAP(clock => clock, enable =>
31     '1', reset => and_1, d => ntemp1(0), q =>
32     temp1(0), qb => ntemp1(0));
33   d1 : dff PORT MAP(clock => ntemp1(0), enable
34     => '1', reset => and_1, d => ntemp1(1), q
35     => temp1(1), qb => ntemp1(1));
36   d2 : dff PORT MAP(clock => ntemp1(1), enable
37     => '1', reset => and_1, d => ntemp1(2), q
38     => temp1(2), qb => ntemp1(2));
39   d3 : dff PORT MAP(clock => ntemp1(2), enable
40     => '1', reset => and_1, d => ntemp1(3), q
41     => temp1(3), qb => ntemp1(3));
42   and_1 <= temp1(1) AND temp1(3);
43   output1 <= temp1;
44   d4 : dff PORT MAP(clock => and_1, enable =>
45     '1', reset => and_2, d => ntemp2(0), q =>
46     temp2(0), qb => ntemp2(0));
47   d5 : dff PORT MAP(clock => ntemp2(0), enable
48     => '1', reset => and_2, d => ntemp2(1), q
49     => temp2(1), qb => ntemp2(1));
50   d6 : dff PORT MAP(clock => ntemp2(1), enable
51     => '1', reset => and_2, d => ntemp2(2), q
52     => temp2(2), qb => ntemp2(2));
53   d7 : dff PORT MAP(clock => ntemp2(2), enable
54     => '1', reset => and_2, d => ntemp2(3), q
55     => temp2(3), qb => ntemp2(3));
56   and_2 <= temp2(1) AND temp2(3);
57   output2 <= temp2;
58
59 END structural;
```

Listing 20: 2-bit BCD counter implementation: Structural model

```
q7bcd_tb.vhd

1 LIBRARY IEEE;
2 USE IEEE.STD.LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;
4 USE IEEE.STD.LOGIC_UNSIGNED.ALL;
5
6 ENTITY bit2dec_tb IS
7 END bit2dec_tb;
8 ARCHITECTURE behavioral OF bit2dec_tb IS
9   COMPONENT bit2dec
10     PORT( clock, reset : IN STD.LOGIC;
11           output1 : out STD.LOGIC_VECTOR
12             (3 downto 0);
13           output2 : out STD.LOGIC_VECTOR
14             (3 downto 0)
15         );
16   END COMPONENT;
17
18   SIGNAL clock : STD.LOGIC := '1';
19   SIGNAL reset : STD.LOGIC := '1';
20
21   BEGIN
22     uut: bit2dec PORT MAP(
23       clock => clock,
24       reset => reset,
25       output1 => out1,
26       output2 => out2
27     );
28
29     clk: PROCESS
30     BEGIN
31       wait for 5ns;
32       clock <= not clock;
33     END PROCESS clk;
34
35     main: PROCESS
36     BEGIN
37       wait for 5 ns;
38       reset <= '0';
39       wait;
40     END PROCESS main;
41
42   END behavioral;
```

Listing 21: Testbench for all possible cases

## 5 Observations

The observations for the ISim simulator are printed to individual .pdf files using the print option available within the simulator. The time frames have been selected such that all the possible input cases are included at least once within the waveform. The expected outputs and the simulated waveform match leading us to a conclusion that the designed sequential circuits are functional. The RTL schematic for each question have been included with this report since it was also a major part of the observation. The RTL schematic shows the internal logic gates that are used starting from the top module.

### Problem 1




Figure 9: Observed waveform for Problem 1




Figure 10: Observed RTL schematic for Problem 1

### Problem 2




Figure 11: Observed waveform for Problem 2




Figure 12: Observed RTL schematic for Problem 2

### Problem 3




Figure 13: Observed waveform for Problem 3




Figure 14: Observed RTL schematic for Problem 3


**Problem 4**


Figure 15: Observed waveform for Problem 4




Figure 16: Observed RTL schematic for Problem 4

**Problem 5**




Figure 17: Observed waveform for Problem 5




Figure 18: Observed RTL schematic for Problem 5

### Problem 6




Figure 19: Observed waveform for Problem 6




Figure 20: Observed RTL schematic for Problem 6

### Problem 7







Figure 21: Observed waveform for Problem 7




(21.2)



(21.3)




(21.4)




(21.5)


Figure 21: Observed waveform for Problem 7 (continued)




(21.6)



(21.7)



(21.8)



(21.9)

Figure 21: Observed waveform for Problem 7 (continued)




Figure 21: Observed waveform for Problem 7 (continued)




Figure 22: Observed RTL schematic for Problem 7

## 6 Discussion

In this lab experiment, various programs related to sequential logic circuits were written in VHDL. Problems related to JK and T flip flops using D flip flops and basic gates, SISO register, synchronous up, asynchronous decade, johnson and two bit BCD counters allowed us to be familiar with VHDL programming concepts that are involved while designing a FPGA. The waveforms are results of ISim, a full-featured HDL simulator which was initiated by test bench programs written in VHDL. The test bench codes have been included with this report as per the instructions. RTL schematics of the combinational circuits have been included with this report since it provides a clear idea of the various modules that are used while in a complex circuit.

## Additional References

- [1] *VHDL Reference Manual*. en. [Online]. Available: URL: <https://www.ics.uci.edu/~jmoorkan/vhdlref/Synario%20VHDL%20Manual.pdf>.
- [2] D. Sharma. *An Introduction to VHDL*. en. [Online]. Available: URL: <https://www.ee.iitb.ac.in/~smdp/DKStutorials/vhdl-overview.pdf>.
- [3] *ISE In-Depth Tutorial*. en. [Online]. Available: URL: [https://www.xilinx.com/support/documentation/sw\\_manuals/xilinx13\\_3/ise\\_tutorial\\_ug695.pdf](https://www.xilinx.com/support/documentation/sw_manuals/xilinx13_3/ise_tutorial_ug695.pdf).