syncup:1 tff:1 VCC input fdce inv XST\_VCC D QT data(3:0) output\_INV\_2\_o1 CE CLOCK С clock RESET CLR reset output and2 0 and\_11 and2 and\_21