

NRA - Unit 2

(*) Basic Forwarding Functions:

(a) IP Header Validation: Every IP packet needs to be validated. It ensures that only well-formed packets are processed further and rest are discarded. Also ensures that version is correct, Header length is valid & ~~also~~ matches checksum.

(b) Packet Lifetime Control: Routers must decrement TTL field in the IP packet header to prevent looping. If the TTL value is zero or negative, the packet is discarded.

(c) Checksum Recalculation: Since the value of TTL is changed, the value of checksum ~~also~~ must also be updated.

(d) Route Lookup: The destination address is used to search forwarding table for output. The result of this search will indicate whether the packet is destined to single port (unicast) or multiple ports (multicast).

(e) Fragmentation: If the Maximum Transmission Unit value of output port is less than the size of packet, then the packet needs to be fragmented.

(f) Handling IP options: The presence of IP options field indicate that there are special processing needs for the packet. The router needs to support these needs.


(*) Complex Forwarding Functions:

(a) Packet Classification: The process of differentiating packets and taking necessary actions according to certain rules.


(b) Packet Translation: Router acts as a gateway for networks ~~for~~ to support Network Address Translation (NAT). This is done because IPv4 addresses are being exhausted.

(c) Traffic Prioritization: Applies priority to different packets for easy transmission of data packets.

(*) Basic Architecture of a Router:



→ Input Port: Interface by which packets are admitted into the router. It terminates the physical link at router.



→ Switching fabric: Heart of the router. Connects I/P ports with O/P ports. It is a kind of network inside a networking device.

Implementation:

(a) Switching via memory: Processor copies the packet from I/P ports & sends to appropriate O/P port.

(b) Switching via bus: We have a bus that connects all I/P ports to all O/P ports.

(c) Switching via interconnection NW: Instead of a single bus, we use a bus to connect n ~~ports~~ input ports to n output ports.

→ Output ports: Interface by which packets are transmitted out of router. Transmits the packet to outgoing link.

→ Routing Processor: Executes Routing Protocols. Employs various Routing Algorithms to prepare forwarding table.

(*) Routing table versus forwarding table.

Routing table	forwarding Table.
①. Process of finding path b/w two n/w based on their address.	①. Process of sending network data to its destination port.
②. Used by routers to forward traffic from one n/w to another.	②. Used by devices such as switches/bridges that process packets faster.
③. Stores destination address for networks.	③. Responsible for storing next hop for each network.
④. Contains path routing info.	④. Contains port info.
⑤. All routing tables are a form of forwarding tables.	⑤. Forwarding tables are not a form of routing tables.
⑥. Contains all the paths to different destinations.	⑥. Contains only best path to every destination.

(*) Types of Routers: (Core, edge, Enterprise)

(a) Core Routers: → used for interconnecting a few thousand small networks.

- Cost of moving traffic is shared among a large customer base.
- Capable of handling large amount of traffic.
- High speed & reliability are primary requirements.
- With an increase in no. of systems connected, demand is placed on core routers to forward more packets per second.
- Special algorithms are used for efficient and fast lookups.

→ form critical nodes in a N/w. Should not fail under any condition.

→ Software is enhanced so that when one of element fails, packet forwarding and locating protocols continue to function.

(b). Edge Routers: → Also known as access Routers.

→ deployed at the edge of the N/w for providing connectivity to customers.

→ Should be capable of Handling large amount of traffic.

→ Support a large number of ports.

(c). Enterprise Routers: → interconnect end systems located in companies, universities, etc.

→ Provide connectivity at low cost to a large no. of systems.

→ Many ethernet segments that are connected by Hubs, bridges & switches.

→ Inexpensive devices. can be easily installed.

→ Tends to degrade in performance as size of N/w increases.

→ They should support large no. of ports.

(*) Elements of Routers:

A generic Router consists of 3 major functional modules:

(a). Network Interfaces: → Contains many ports that provide connectivity to physical n/w links. Port serves as the entry & exit point for incoming & outgoing packets.

→ N/w interfaces understands various data link protocols so that when the packet arrives, it can decapsulate the packet.

→ It extracts the IP headers.

→ Encapsulates the packet b/w sending out to on the link.

(k). Forwarding Engines: → Responsible for deciding which n/w the incoming packet should be forwarded to.

→ On receiving a packet, it decapsulates ~~and~~ headers and sends the entire packet or just the packet header to forwarding engine.

→ Forwarding engine consults a table and determines the n/w to which the packet should be sent. This table is forwarding table.

(l). Queue Manager: Provides buffer for temporary storage of packets. when outgoing link is overbooked.

→ When these buffer queues overflow due to congestion, Queue Manager selectively drops packets.

(d). Traffic Manager: Responsible for prioritizing and regulating outgoing traffic.

Sometimes the functionality of Queue Manager & Traffic Manager are merged into a single component.

(e). Back Plane: → Provides connectivity for n/w interfaces.

It can either be shared, where only 2 interfaces can communicate at any instance. or be switched, where multiple interfaces can communicate simultaneously.

(f). Route Control Processor: Responsible for implementing and executing routing protocols.


Maintains a routing table. From routing table, forwarding table is computed & updated.

It also handles errors.

(*) New Router Architectures:

(a). Shared CPU Architecture → Similar to the Architecture of Conventional Computers.

- Shared Back plane connects multiple line cards
- Functional Modules such as traffic manager, forwarding engine are implemented in software.
- All the interface cards share CPU for the functions.
- When packet is received at ingress interface, an interrupt is raised at the CPU.
- Interrupt handler copies the packet to main memory of CPU where CPU performs route lookup for egress port
- Finally it is written into buffer of relevant egress interface.
- Advantages: Simplicity & Implementation.
- Disadvantage: lack of scalability.



(b). Shared forwarding Engine Architecture:

- forwarding is faster than CPU architecture.
- Each forwarding engine would have a different ~~process~~ dedicated processor that will perform route lookup.
- forwarding engine has memory that can be used to store forwarding table.
- line cards are connected to each other via a ~~back plane~~ back plane so that

the packets can be transferred from one line card to another.

→ The shared forwarding engines are connected to separated backplane


→ Keeps the forwarding traffic separate from regular traffic

This helps in achieving high throughput.

→ When a packet arrives, it is sent to forwarding engine for lookup.

→ Advantage → Higher throughput rate.

→ Disadvantage → Low bandwidth.




(*) Shared Nothing Architecture:

→ Does not have anything in common.


→ All the line cards have their own processing hardware.

→ When a packet arrives, it is sent to forwarding engine.

→ FE determines appropriate egress interface and then the packet is sent to the buffer of egress via switched fabric.



- (*) Clustered Architecture: Used for increasing the no. of line cards.
- A packet entering N/w interface in a line card depending on the result of route lookup may be destined to line card in same cluster or line card in a different cluster.
 - The packet must be forwarded to the appropriate cluster.
- Advantage → Add a cluster of line card as per need.



Disadvantage: Switch core is single point of failure.

(*) Impact of Addressing on lookup:

- Addressing Architecture is of fundamental importance to routing.
- With Classful Addressing scheme, forwarding of packets is straightforward.
- Routers only need to examine N/w part of destination address to forward it to destination. Thus, forwarding table needs to store single entry.
- Such technique is called address aggregation & using prefixes to represent a group of addresses.
- For classful addressing, the destination can be found using first few bits only.
- To make a correct match, routers must do more than just prefix matching because prefixes can be same for different addresses.
- It needs to find most specific match that is longest matching prefix.

(*) Longest Prefix Matching:

- Algo. used by routers to select an entry from forwarding table.
- Looks up the IP prefixes that will be destination for next.
- Routers look at the destination address's IP prefix.
- The router implements longest match as follows:

- ① It receives a packet
- ② While processing header, it compares destination IP address bit by bit with the entries in routing table.
- ③ The entry that has longest no. of ~~bits~~ Now bits that match the IP destination address is the best match.

Example.

→ Router receives a packet with destination IP → 192.168.1.33

→ Routing table contains.

192.168.1.32 / 28

192.168.1.0 / 24

192.168.0.0 / 16

To determine longest match convert IP address to binary & compare.

192.168.1.33 → 11000000.10101000.00000001.00100001

Now match all the Routing Table Addresses with this -

In this case 192.168.1.32/28 is the best match.

(*) Binary Tries

- A trie,
→ Also called digital tree / prefix tree is a type of search tree.
• for locating specific keys within a set.
→ In order to access key, the trie is traversed depth-first.
→ A node's position defines the key with which it is associated.
→ Allow finding longest prefix that matches dest. IP.
→ While traversing a node which is recently traversed is marked as prefix.

Prefix database


P1 *

P2 1*

P3 00*

P4 101*

P5 111*



Complexity @ $O(n)$

n is the no. of prefixes.

(*) Multibit tries:

- Main principle is to examine several bits at a time (called a stride) in order to improve performance.
→ No. of bits to be inspected is called a stride.
→ Strides can be either fixed or variable size.

Eg. Stride length = 3.

Prefix Database

P1 *
P2 1*
P3 00*
P4 101*
P5 111*
P6 1000*

