Description of RISC-V

A single cycle processor executes each instruction in one clock cycle. This means that all stages of instruction execution (fetch, decode, execute, memory access, write back) are completed within one clock cycle. This simplicity leads to straightforward control logic but can limit clock speed due to the long critical path.

Components

1. **Program Counter (PC)**:

   o   Holds the address of the current instruction.

   o   Incremented by 4 (assuming each instruction is 32 bits).

   o   Can also be updated for branch instructions.

2. **Instruction Memory**:

   o   Stores the program instructions.

   o   Outputs the instruction located at the address given by the PC.

3. **Register File**:

   o   Contains 32 registers for storing intermediate data.

   o   Provides two read ports (rs1 and rs2) and one write port (rd).

   o   Supports register write-back for instructions like ADD, LOAD.

4. **ALU (Arithmetic Logic Unit)**:

   o   Performs arithmetic and logical operations.

   o   Takes two operands (a and b) and a control signal to specify the operation.

   o   Outputs the result and a zero flag (for branch operations).

5. **Data Memory**:

   o   Used for load and store operations.

   o   Takes an address and data to be written or read.

   o   Controlled by mem_read and mem_write signals.

6. **Control Unit**:

   o   Decodes the instruction opcode to generate control signals for the various components.

   o   Generates signals for branch (branch), memory read (mem_read), memory write (mem_write), ALU source (alu_src), register write (reg_write), and whether to use ALU result or memory read data for register write-back (mem_to_reg).

Instruction Execution Flow

1. **Instruction Fetch**:

   o   The instruction at the address specified by the PC is fetched from instruction memory.

2. **Instruction Decode and Register Fetch**:

   o   The fetched instruction is decoded to determine the operation.

   o   The source registers (rs1 and rs2) are read from the register file.

3. **Execute**:

   o   The ALU performs the operation specified by the instruction.

   o   The operands can be either two registers or a register and an immediate value (for instructions like ADDI).

4. **Memory Access**:

   o   For LOAD instructions, data is read from data memory.

   o   For STORE instructions, data is written to data memory.

5. **Write Back**:

   o   The result from the ALU or data memory is written back to the destination register in the register file.

DATAPATH OF EXECUTION: