

# 香港中文大學

The Chinese University of Hong Kong

# CSCI2510 Computer Organization

# Lecture 10: Control Unit and Instruction Encoding

### **Ming-Chang YANG**



### Recall: Components of a Processor



Register file: a memory unit for the processor's generalpurpose registers (GPRs)

Register file

Control circuitry

Control circuitry:
Interpret or decode the fetched instruction

IR

IR: Hold the instruction until its execution is completed (special purpose register)

Instruction address generator

PC

PC: Keep track of the address of the next instruction to be fetched and executed (special purpose register)

Arithmetic and Logic Unit (ALU): Perform an arithmetic or logic operation



Processor-memory interface

**Processor-memory interface**: Allow the communication between processor and memory

### **Outline**



- Control Signal Generation
  - 1) Hard-wired Control
  - 2) Micro-programmed Control

Machine Instruction Encoding

# **Control Signal Generation**



- The processor must have some means to generate the control signals for instruction execution:
  - 1) Hard-wired control
  - 2) Micro-programmed control
- Every control signals (e.g., PC-out, MDR-in, ADD, SUB, ...) are switched on (active) and off (inactive) at suitable time.
  - The time duration is determined by the clock.


### 1) Hard-wired Control



#### Hard-wired Control:

The combinational logic gates are used to determine the sequence of control signals:


- A counter is used keep track of the control steps.
- Control signals are functions of the IR, external inputs and condition codes
- The control signals are produced at the right time (i.e., control step).



# 1) Hard-wired Control (Cont'd)



A simplified example:




# 1) Hard-wired Control (Cont'd)



A simplified example:

IR needs to be decoded to determine the instruction



### **Class Exercise 10.1**


Student ID:	Date:
Name:	

- The control sequences of different instructions may consist of a different number of steps.
  - For example, the load instruction is composed of 6 steps (3 for the fetch, 1 for the decode, and 3 for the execution).
- Can you tell how many control steps are required for the other three instructions (i.e., add, store, and branch) in the given simplified hard-wired control?

### **Class Exercise 10.1**



A simplified example:



https://people.cs.clemson.edu/~mark/uprog.html

# 1) Hard-wired Control (Cont'd)



- The wiring of the logic gates for control signal generation is fixed.
  - Simple signal:
    - PC-out = T0
  - Complicated signal :

- The hard-wired control can operate at high speed.
- However, the hard-wired control has little flexibility.
  - It can only implement instruction set of limited complexity.

# 2) Micro-programmed Control



- The control signals are generated by a micro-program.
- Every line is a control word.
- Micro-programs are stored in a 5 special memory (control store).

- 1  $PC_{out}$ , MAR  $_{in}$ , Read, Select4, Add,  $Z_{in}$ ,  $B_{in}$
- $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ , WMFC,  $MDR_{inE}$
- 3 MDR out, IR in
- R3<sub>out</sub>, MAR <sub>in</sub>, Read
- $R1_{out}$ ,  $Y_{in}$ , WMF C, MDR<sub>inE</sub>
- $\mathsf{MDR}_{\mathsf{out}}$  ,  $\mathsf{SelectY}$ ,  $\mathsf{Add}$ ,  $\mathsf{Z}_{\mathsf{in}}$  ,  $\mathsf{B}_{\mathsf{in}}$
- $7 \quad Z_{out}$ ,  $R1_{in}$ , End

	Micro - instructio	<b>1</b> ••	PC in	PC out	MAR in	Read	MDR out	IR in	Yin	Select	Add	Zin	Z out	R1 <sub>out</sub>	R1 in	R3out	WMFC	End	B <sub>in</sub>	MDR <sub>inE</sub>
	1		0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	1	0
Micro-	2 C	ontro	1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	1
Program	3 \	vord	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	4		0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0
	5																			
	6		0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	1	0
	7		0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	0

#### Class Exercise 10.2




 Please fill in the missing control word in the below micro-program for the instruction ADD R1, (R3):

Step	Action Ex: ADD R1, (R3)
1	$PC_{out}$ , MAR $_{in}$ , Read, Select4, Add, $Z_{in}$ , $B_{in}$
2	$Z_{out}$ , $PC_{in}$ , $Y_{in}$ , WMF C, $MDR_{inE}$
3	$MDR_{out}$ , $IR_{in}$
4	R3 <sub>out</sub> , MAR <sub>in</sub> , Read
5	R1 <sub>out</sub> , Y <sub>in</sub> , WMF C, MDR <sub>inE</sub>
6	MDR <sub>out</sub> , SelectY, Add, Z <sub>in</sub> , B <sub>in</sub>
7	Z <sub>out</sub> , R1 <sub>in</sub> , End

	Micro - instruction	••	PC in	PC out	MAR in	Read	MDR out	IR in	Y in	Select	Add	Zin	Z out	$R1_{out}$	R1 in	R3out	WMFC	End	B <sub>ii</sub>	$MDR_{inE}$	
	1		0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	1	0	
	2		1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	1	
	3		0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	
Control	4		0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	
word	5																				
Word	6		0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	1	0	
	7		0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	0	


# 2) Micro-programmed Control (Cont'd)

- A micro-program counter (uPC) is used to read control words sequentially from control store.
  - Whenever a new instruction is loaded into IR, "Starting Address Generator" loads the starting address into uPC.
  - ② uPC increments by clock, causing successive microinstructions to be read out from the control store.
  - 3 Control signals are generated in the correct sequence defined by a micro-program.



# 2) Micro-programmed Control (Cont'd)

- The previous scheme is not able to change the control sequence by other inputs.
  - It cannot supportbranch on conditioncode (e.g. Jump if < 0)</li>
- Starting and branch address generator:
  - Load new address into uPC when instructed.
  - Check condition codes and external inputs that can affect uPC.




# 2) Micro-programmed Control (Cont'd)

 uPC is incremented every cycle except:

When a new instruction loaded into IR, uPC is loaded with starting address of the micro-program.

When taken branches, uPC is updated with the branch address.

③ When taken END micro-instruction, uPC is reset.



### **Outline**



- Control Signal Generation
  - 1) Hard-wired Control
  - 2) Micro-programmed Control


Machine Instruction Encoding

### **Machine Instruction Encoding**



 An instruction must be encoded in a compact binary pattern.

 The decoder must interpret (or decode) the instruction, and generate the control signals correctly.



# Why Machine Instruction Encoding?



- We have a bunch of instructions:
  - Such as add, subtract, move, shift, rotate, branch, etc.
- Instructions may use operands of different sizes.
  - Such as 32-bit and 8-bit number, or 8-bit ASCII characters.
- Both the type of operation and the type of operands need to be specified in encoded binary patterns.
  - Type of Operation: Often referred to as the OP code.
    - E.g., 8 bits can represent 256 different OP codes.
  - Type of Operands: Addressing modes.
    - An operand is the part of an instruction that specifies data to be operating on or manipulated.

# Example: 8051/8052 OP Code Map



		Lower Nibble															
OpCo	ode	0	1	2	3	4	5	6	7	8	9	Α	В	c	D	E	F
	Г	NOP	AJMP	LJMP	BB	INC	INC	INC	INC	INC	INC	INC	INC	INC	INC	INC	INC
	0		page0	addr16	A	A	iram	@R0	@R1	R0	R1	R2	R3	R4	R5	R6	B7
	- 1	150														5.50	5.50
	. І	JBC	ACALL	LCALL	RRC	DEC	DEC	DEC	DEC	DEC R0	DEC R1	DEC R2	DEC R3	DEC	DEC	DEC	DEC
	1	bit, reladdr	page0	addr16	Α	A	iram	@R0	@R1	hu	n i	HZ	ns	R4	R5	R6	B7
	- 1	JB	AJMP	RET	BL	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
	2	bit,	page1		A	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A.
	- 1	reladdr				#data	iram	@R0	@R1	R0	R1	R2	R3	R4	R5	R6	B7
		JNB	ACALL	RETI	RLC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC
	3	bit,	page1		A	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,
	- 1	reladdr				#data	iram	@R0	@R1	R0	R1	R2	R3	R4	R5	R6	B7
	ا ہ	JC l-d	AJMP	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL
	4	reladdr	page2	iram, A	iram, #data	A, #data	A, iram	A, @R0	A, ⊚R1	A, R0	A, B1	A, B2	A, R3	A, B4	A, R5	A, R6	A, B7
	- 1	JNC	ACALL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL
	5	reladdr	page2	iram,	iram,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,
	- 1			A	#data	#data	iram	@R0	@R1	RO	R1	R2	R3	R4	R5	R6	B7
		JZ	AJMP	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL
	6	reladdr	page3	iram,	iram,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,
9				A	#data	#data	iram	@R0	@R1	R0	R1	R2	R3	R4	R5	R6	R7
þ	- I	JNZ	ACALL	ORL	JMP	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
₽	7	reladdr	page3	C, bit	@A+DPTR	A, #data	iram, #data	@R0, #data	@R1, #data	R0, #data	R1, #data	R2, #data	R3, #data	R4, #data	R5, #data	R6, #data	R7, #data
Upper Nibbl	- 1	SJMP	AJMP	ANL	MOVC	DIV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
a d	8	reladdr	page4	C,	A,	AB	iram,	iram,	iram,	iram,	iram,	iram,	iram,	iram,	iram,	iram,	iram,
dh	- I		F-3	Ыt	@A+PC		iram	@R0	@R1	R0	R1	R2	R3	R4	R5	R6	B7
		MOV	ACALL	MOV	MOVC	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB	SUBB
	9	DPTR,	page4	bit,	Α,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,
		#data16		C	@A+DPTR	#data	iram	@R0	@R1	R0	R1	R2	R3	R4	R5	R6	R7
	۸ I	ORL	AJMP	MOV C,	INC DPTR	MUL AB	???	M0V ⊚R0,	M0V ⊚R1,	MOV R0,	MOV R1,	MOV R2,	MOV R3,	MOV B4,	MOV R5,	MOV R6,	MOV B7,
	^	C, /bit	page5	bit	DEIR	Ab		eno, iram	iram	iram	iram	iram	iram	iram	iram	iram	iram
	- 1	ANL	ACALL	CPL	CPL	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE	CJNE
	в	C,	page5	bit	C	A,	A,	@R0,	@R1	R0,	R1,	R2,	R3,	B4,	R5,	R6,	B7,
	- 1	/bit				#data,	iram,	#data,	#data,	#data,	#data,	#data,	#data,	#data,	#data,	#data,	#data,
	- 1	PUSH	AJMP	CLR	CLR	SWAP	XCH	XCH	XCH	XCH	XCH	XCH	XCH	XCH	XCH	XCH	XCH
	С	iram	page6	bit	C	A	A,	A,	Α,	A,	A <sub>2</sub>						
	- 1	DOD	40411	CETE	CETE	D.4	iram	@R0	@R1	R0	R1	R2	R3	R4	R5	R6	B7
	ь	POP	ACALL	SETB bit	SETB C	DA A	DJNZ	XCHD	XCHD	DJNZ R0,	DJNZ R1,	DJNZ R2,	DJNZ R3,	DJNZ R4,	DJNZ R5,	DJNZ R6,	DJNZ B7,
	٧ I	iram	page6	DIC	١		iram, reladdr	A, @R0	A, ⊚R1	reladdr							
	- 1	MOVX	AJMP	MOVX	MOVX	CLR	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
	E	A,	page7	A,	A,	A	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,	A,
		@DPTR		@R0	@R1		iram	@R0	@R1	R0	R1	R2	R3	R4	R5	R6	B7
		MOVX	ACALL	MOVX	MOVX	CPL	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
	F	⊚DPTR,	page7	@R0,	@R1,	A	iram,	@R0,	@R1,	R0,	R1,	R2,	R3,	R4,	R5,	R6,	B7,
	L	A		A	A		A	A	A	A	A	A	A	A	A	A	A

# **Recall: Type of Operands**



 Addressing Modes: the ways for specifying the locations of instruction operands.

Address Mode	Assembler Syntax	Addressing Function
1) Immediate	#Value	Operand = Value
2) Register	Ri	EA = Ri
3) Absolute	LOC	EA = LOC
4) Register indirect	(Ri)	EA = [Ri]
5) Index	X(Ri)	EA = [Ri] + X
6) Base with index	(Ri,Rj)	EA = [Ri] + [Rj]

EA: effective address Value: a signed number

X: index value

### One-word Instruction (1/2)



Some instructions can be encoded in one 32-bit word:



- OP code: 8 bits
- Src and Dest: 3 bits (addressing mode) + 4 bits (register #)
- Other info: 10 bits (such as index value)
- ADD R1, R2
  - Needs to specify OP code,
     SRC and DEST registers.
    - 8 bits for OP code.
    - 3 bits are needed for addressing modes.
    - 4 bits are required to distinguish 16 registers.

- MOV R5, 24(R0)
  - Needs to specify OP code, two registers and an index value of 24.
    - 10 bits of other info can be used for the index value.

# One-word Instruction (2/2)



Some instructions can be encoded in one 32-bit word:

8 24

OP code Branch address

- **OP code**: 8 bits
- Branch address: 24 bits
- Branch>0 Offset
  - 8 bits for OP code
  - 24 bits are left for the branch address.

• Question: How can we branch farther away using different addressing modes?


### **Two-word Instruction**



 What if we want to specify a memory operand using the absolute addressing mode?

MOV R2, LOC

- 8 bits for OP code, 3+4 bits for addressing mode and register number for R2, 3 bits for addressing mode for LOC.
- Only 14 bits left for specifying the memory address.
- Some instructions need an additional word to contain the absolute memory address or an immediate value:



E.g., Add R2, FF000000<sub>h</sub> (immediate operand)


# Multi-word Instruction (1/2)



 What if we want to allow an instruction in which both two operands can be specified using the <u>absolute</u> addressing mode?

MOV LOC1, LOC2

 It becomes necessary to use two additional words for the 32-bit addresses of the two operands ...



# Multi-word Instruction (2/2)



- If we allow instructions using two 32-bit direct address operands, we need three words in total for the instruction encoding scheme.
  - E.g., MOV LOC1, LOC2

- Multiple length instructions are difficult to implement with high clock rate.
  - The design of the Instruction Register (IR) and the Instruction Decoder will be complex.
  - The Control Unit will be difficult to design.
- Shall we go for simple or complex?

# Recall: RISC vs. CISC Styles



RISC	CISC
Simple addressing modes	More complex addressing modes
All instructions fitting in a single word	More complex instructions, where an instruction may span multiple words
Fewer instructions in the instruction set, and simpler addressing modes	Many instructions that implement complex tasks, and complicated addressing modes
Arithmetic and logic operations that can be performed only on operands in processor registers	Arithmetic and logic operations that can be performed on memory and register operands
Don't allow direct transfers from one memory location to another  Note: Such transfers must take place via a processor register.	Possible to transfer from one memory location to another by using a single Move instruction
Programs that tend to be larger in size, because more but simpler instructions are needed to perform complex tasks	Programs that tend to be smaller in size, because fewer but more complex instructions are needed to perform complex tasks
Simple instructions that are conducive to fast execution by the processing unit using techniques such as pipelining	

### CISC vs RISC



#### CISC OR RISC?

- CISC machines usually require less instructions to do something but have a lower clock rate ...
- RISC machines require more instructions to do something but have a higher clock rate...
- The Best of Both World: CISC WITH RISC
  - Modern processors usually combine the strengths of both CISC and RISC.
  - E.g., a CISC design with a RISC core:
    - Design a RISC-style core instruction decoder with high clock rates.
    - Provide <u>a rich set</u> of CISC-style instructions and addressing modes to assembly programmers.

# **Summary**



- Control Signal Generation
  - 1) Hard-wired Control
  - 2) Micro-programmed Control

Machine Instruction Encoding