

# TPS65992SBG USB Type-C® and USB PD Controller with Integrated Source Power **Switch**

#### 1 Features

- USB Power Delivery (PD) controller
  - USB PD 3.0 certified
  - USB4 compliant
  - Fast role swap support
  - Physical layer and policy engine
  - Configurable at Boot and host-controlled
- USB Type-C ®Specification compliant
  - Cable attach and orientation detection
  - Integrated VCONN switch
  - 26-V tolerant CC pins
- Integrated VBUS sourcing port power switch
  - 5-V, 3-A, 45-mΩ Sourcing switch
  - Adjustable current limiting
  - Undervoltage and overvoltage protection
  - Fast turn-on mode to support fast-role swap
  - UL recognized component E169910
- High-voltage gate driver for sinking path
  - Reverse current protection
  - Slew rate control
  - Overvoltage protection
- Alternate mode support
  - DisplayPort source and Sink
  - Thunderbolt<sup>™</sup>
  - User configure alternate modes

- USB type-C connector system software interface (USCI) support
- Power management
  - Power supply from 3.3 V or VBUS source
  - 3.3-V LDO Output for dead battery support
- Supports extended industrial temperature range

## 2 Applications

- USB4 Gen3/4 Docking Stations
- DisplayPort 2.0 & 2.1 Monitors
- Extended Power Range USB PD Sources
- Thunderbolt 4 Devices


## 3 Description

The TPS65992SBG is a stand-alone USB Type-C controller and Power Delivery (PD) controller providing cable plug and orientation detection for one USB Type-C connector. Upon cable attachment, the TPS65992SBG performs cable detection according to the USB Type-C specification. It also communicates on the CC wire using the USB PD protocol. When cable detection and USB PD negotiation are complete, the TPS65992SBG enables the internal power path and configures alternate mode settings for external multiplexers.

#### **Device Information**

PART NUMBER(1)	PACKAGE	BODY SIZE (NOM)
TPS65992SBG	QFN (RSM)	4.0 mm x 4.0 mm

For all available packages, see the orderable addendum at the end of the data sheet.





## **Table of Contents**

1 Features	1	8.3 Feature Description	21
2 Applications	1	8.4 Device Functional Modes	41
3 Description	1	9 Application and Implementation	44
4 Revision History	<mark>2</mark>	9.1 Application Information	
5 Pin Configuration and Functions	3	9.2 Typical Application	44
6 Specifications	<del>5</del>	9.3 VBUS Schottky and TVS Diodes	58
6.1 Absolute Maximum Ratings	<del>5</del>	9.4 Application Curves	
6.2 ESD Ratings		10 Power Supply Recommendations	
6.3 Recommended Operating Conditions	6	10.1 3.3-V Power	
6.4 Recommended Capacitance		10.2 1.5-V Power	<mark>5</mark> 9
6.5 Thermal Information	6	10.3 Recommended Supply Load Capacitance	59
6.6 Power Supply Characteristics	7	11 Layout	60
6.7 Power Consumption	7	11.1 Layout Guidelines	<mark>60</mark>
6.8 PP_5V Power Switch Characteristics	<b>7</b>	11.2 Layout Example	60
6.9 PP_EXT Power Switch Characteristics	9	11.3 Component Placement	60
6.10 Power Path Supervisory	10	11.4 Routing PP5V, VBUS, PPHV, VIN_3V3,	
6.11 CC Cable Detection Parameters	11	LDO_3V3, LDO_1V5	61
6.12 CC VCONN Parameters	12	11.5 Routing CC and GPIO	64
6.13 CC PHY Parameters	12	12 Device and Documentation Support	66
6.14 Thermal Shutdown Characteristics	13	12.1 Device Support	66
6.15 ADC Characteristics	13	12.2 Documentation Support	66
6.16 Input/Output (I/O) Characteristics	14	12.3 Support Resources	66
6.17 BC1.2 Characteristics	14	12.4 Trademarks	66
6.18 I2C Requirements and Characteristics	15	12.5 Electrostatic Discharge Caution	66
6.19 Typical Characteristics	16	12.6 Glossary	66
7 Parameter Measurement Information	18	13 Mechanical, Packaging, and Orderable	
8 Detailed Description	19	Information	66
8.1 Overview	19	13.1 Package Option Addendum	67
8.2 Functional Block Diagram	20	13.2 Tape and Reel Information	

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2022	*	Initial Release

SLVSGQ0 - NOVEMBER 2022

## **5 Pin Configuration and Functions**




Figure 5-1. RSM Package 32-pin QFN Top View

Table 5-1. Pin Functions

PIN		TVDE(1)	DESET	DESCRIPTION			
NAME	NO.	TYPE <sup>(1)</sup>	RESET	DESCRIPTION			
ADCIN1	2	I	Hi-Z	Configuration input. Connect to a resistor divider to LDO_3V3.			
ADCIN2	3	I	Hi-Z	Configuration input. Connect to a resistor divider to LDO_3V3.			
CC1	24	I/O	Hi-Z	I/O for USB Type-C and USB PD. Filter noise with recommended capacitor to GND (C <sub>CCy</sub> ).			
CC2	25	I/O	Hi-Z	I/O for USB Type-C and USB PD. Filter noise with recommended capacitor to GND (C <sub>CCy</sub> ).			
GATE_VSYS	20	0	Hi-Z	Connect to the N-ch MOSFET that has source tied to VSYS.			
GATE_VBUS	21	0	Hi-Z	Connect to the N-ch MOSFET that has source tied to VBUS.			
GND	14	_	_	Ground. Connect to ground plane.			
GPIO0	5	I/O	Hi-Z	General purpose digital I/O. Tie to ground when unused.			
GPIO1(HPD_Tx)	6	I/O	Hi-Z	General purpose digital I/O. Tie to ground when unused. May be used as DisplayPort HPD Tx signal.			
GPIO2	7	I/O	Hi-Z	General purpose digital I/O. Tie to ground when unused.			
GPIO3 (HPD_Rx)	18	I/O	Hi-Z	General purpose digital I/O. Tie to ground when unused. May be used as DisplayPort HPD Rx signal.			
GPIO4 (USB_P)	22	I/O	Hi-Z	General purpose digital I/O. Tie to ground when unused. May be used as an ADC input. This may be connected to D+ for BC1.2 support.			
GPIO5 (USB_N)	23	I/O	Hi-Z	General purpose digital I/O. Tie to ground when unused. May be used as an ADC input. This may be connected to D- for BC1.2 support.			
GPIO6	31	I/O	Hi-Z	General purpose digital I/O. Tie to ground when unused.			
GPIO7	30	I/O	Hi-Z	General purpose digital I/O. Tie to ground when unused.			
I2C_EC_SCL	9	I	Hi-Z	I2C slave serial clock input. Tie to pullup voltage through a resistor. May be grounded if unused. Connect to Embedded Controller (EC).			
I2C_EC_SDA	8	I/O	Hi-Z	I2C slave serial data. Open-drain input/output. Tie to pullup voltage through a resistor. May be grounded if unused. Connect to Embedded Controller (EC).			
I2C_EC_IRQ	10	0	Hi-Z	I2C slave interrupt. Active low. Connect to external voltage through a pull-up resistor. Connect to Embedded Controller (EC). This can be re-configured to GPIO10. Tie to ground when unused.			



## **Table 5-1. Pin Functions (continued)**

PIN		TYPE(1)	RESET	DESCRIPTION			
NAME NO.		ITPE	KESEI	DESCRIPTION			
I2C2s_SCL	12	I	Hi-Z	I2C slave serial clock input. Tie to pull-up voltage through a resistor. May be grounded if unused.			
I2C2s_SDA	11	I/O	Hi-Z	I2C slave serial data. Open-drain input/output. Tie to pullup voltage through a resistor. May be grounded if unused.			
I2C2s_IRQ	13	0	Hi-Z	I2C slave interrupt. Active low. Connect to external voltage through a pull-up resistor. Tie to ground when unused. This can be re-configured to GPIO11.			
I2C3m_SCL	16	0	Hi-Z	I2C master serial clock. Open-drain output. Tie to pullup voltage through a resistor when used unused.			
I2C3m_SDA	15	I/O	Hi-Z	I2C master serial data. Open-drain input/output. Tie to pullup voltage through a resistor when us or unused.			
I2C3m_IRQ	17	I	Hi-Z	I2C master interrupt. Active low. Connect to external voltage through a pull-up resistor. Tie to ground when unused. This can be re-configured to GPIO12.			
LDO_1V5	4	0	_	Output of the CORE LDO. Bypass with capacitance C <sub>LDO_1V5</sub> to GND. This pin cannot source current to external circuits.			
LDO_3V3	1	0	_	Output of supply switched from VIN_3V3 or VBUS LDO. Bypass with capacitance C <sub>LDO_3V3</sub> to GND.			
PP5V	28, 29	Ţ	_	5-V System Supply to VBUS, supply for CCy pins as VCONN.			
VSYS	19	1	_	High-voltage sinking node in the system. It is used to implement reverse-current-protection (RCP) for the external sinking paths controlled by GATE_VSYS.			
VBUS	26, 27	I/O	_	5-V to 20-V input. Bypass with capacitance C <sub>VBUS</sub> to GND.			
VIN_3V3	32	I	_	Supply for core circuitry and I/O. Bypass with capacitance CVIN_3V3 to GND.			

<sup>(1)</sup> I = input, O = output, I/O = input and output, GPIO = general purpose digital input and output

SLVSGQ0 - NOVEMBER 2022

## **6 Specifications**

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	PP5V	-0.3	6	
	VIN_3V3	-0.3	4	V
Gource current  Source current  T <sub>J</sub> Operating junction temper	ADCIN1, ADCIN2	-0.3	4	
(0)	VSYS, VBUS <sup>(4)</sup>	-0.3	28	
Input voltage range (2)	CC1, CC2 <sup>(4)</sup>	-0.5	26	
	GPIOx	-0.3	6.0	V
	I2C_EC_SDA, I2C_EC_SCL,   I2C_EC_IRQ ,   I2C2s_SDA, I2C2s_SCL,   I2C2s_IRQ ,   I2C3m_SDA, I2C3m_SCL ,   I2C3m_IRQ	-0.3	4	
Output voltage range (2)	LDO_1V5 <sup>(3)</sup>	-0.3 2		V
Output voitage range (-)	LDO_3V3 <sup>(3)</sup>	-0.3	4	V
Output voltage range (2)	GATE_VBUS, GATE_VSYS <sup>(3)</sup>	-0.3	40	V
V <sub>GS</sub>	V <sub>GATE_VBUS</sub> - V <sub>VBUS</sub> , V <sub>GATE_SYS</sub> - V <sub>VSYS</sub>	-0.5	12	V
/ <sub>GS</sub>	Source or sink current VBUS	internally limited		
GS	Positive source current on CC1, CC2		1	
Source current	Positive sink current on CC1, CC2 while VCONN switch is enabled		1	Α
Course current	positive sink current for I2C_EC_SDA, I2C_EC_SCL, I2C2s_SDA, I2C2s_SCL, I2C3m_SDA, I2C3m_SCL	inte	ernally limited	^
	positive source current for LDO_3V3, LDO_1V5	inte	ernally limited	
Source current	GPIOx		0.005	Α
T <sub>J</sub> Operating junction temper	rature	-40	175	°C
T <sub>STG</sub> Storage temperature		-55	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) All voltage values are with respect to network GND. Connect the GND pin directly to the GND plane of the board.
- (3) Do not apply voltage to these pins.
- (4) A TVS with a break down voltage falling between the Recommended max and the Abs max value is recommended such as TVS2200.

### 6.2 ESD Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
V		Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per ANSI/ ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
		VIN_3V3	3.0	3.6	
\ <u>\</u>	Input voltage range (1)	PP5V	4.9	5.5	v
VI	input voitage range (4)	VBUS	4	22	<b>v</b>
		VSYS	0	22	
		I2Cx_SDA, I2Cx_SCL, I2Cx_IRQ, ADCIN1, ADCIN2	0	3.6	
V <sub>IO</sub>	I/O voltage range <sup>(1)</sup>	GPIOx	0	5.5	V
		CC1, CC2	0	5.5	
	Output ourset (from DDE)()	VBUS		3	Α
Io	Output current (from PP5V)	CC1, CC2		315	mA
Io	Output current (from LDO_3V3)	GPIOx		1	mA
Io	Output current (from VBUS LDO)	sum of current from LDO_3V3 and GPIOx		5	mA
_	Ambient enerating temperature	I <sub>PP_5V</sub> ≤ 1.5 A, I <sub>PP_CABLE</sub> ≤ 315 mA	-40	105	°C
T <sub>A</sub>	Ambient operating temperature	I <sub>PP_5V</sub> ≤ 3 A, I <sub>PP_CABLE</sub> ≤ 315 mA	-40	85	
TJ	Operating junction temperature		-40	125	°C

<sup>(1)</sup> All voltage values are with respect to network GND. All GND pins must be connected directly to the GND plane of the board.

## **6.4 Recommended Capacitance**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER <sup>(1)</sup>	VOLTAGE RATING	MIN	NOM	MAX	UNIT
C <sub>VIN_3V3</sub>	Capacitance on VIN_3V3	6.3 V	5	10		μF
C <sub>LDO_3V3</sub>	Capacitance on LDO_3V3	6.3 V	5	10	25	μF
C <sub>LDO_1V5</sub>	Capacitance on LDO_1V5	4 V	4.5		12	μF
C <sub>VBUS</sub>	Capacitance on VBUS <sup>(4)</sup>	25 V	1	4.7	10	μF
C <sub>PP5V</sub>	Capacitance on PP5V	10 V	120 <sup>(2)</sup>			μF
C <sub>VSYS</sub>	Capacitance on VSYS Sink from VBUS	25 V		47	100	μF
C <sub>CCy</sub>	Capacitance on CCy pins <sup>(3)</sup>	6.3 V	200	400	480	pF

<sup>(1)</sup> Capacitance values do not include any derating factors. For example, if 5.0 μF is required and the external capacitor value reduces by 50% at the required operating voltage, then the required external capacitor value would be 10 μF.

## **6.5 Thermal Information**

		TPS65992S	
THERM	MAL METRIC <sup>(1)</sup>	QFN (RSM)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	30.5	°C/W
R <sub>θJC</sub> (top)	Junction-to-case (top) thermal resistance	24.5	°C/W
R <sub>θJC</sub>	Junction-to-board (bottom) thermal resistance	2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.8	°C/W
Ψυτ	Junction-to-top characterization parameter	0.2	°C/W

<sup>(2)</sup> This is a requirement from USB PD (cSrcBulkShared) for multi-port systems. Keep at least 10 µF tied directly to PP5V.

<sup>(3)</sup> This includes all external capacitance to the Type-C receptacle.

<sup>(4)</sup> The device can be configured to quickly disable the sinking power path upon certain events. When such a configuration is used, a capacitance on the higher side of this range is recommended.

SLVSGQ0 - NOVEMBER 2022

THERMA	LL METRIC <sup>(1)</sup>	TPS65992S QFN (RSM) 32 PINS	UNIT
ΨЈВ	Junction-to-board characterization parameter	9.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.6 Power Supply Characteristics

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN_3V3, VBUS						
		rising	3.6		3.9	
V <sub>VBUS_UVLO</sub>	VBUS UVLO threshold.	falling	3.5		3.8	V
		hysteresis		0.1		
	voltage required on VIN_3V3 for power on	rising, V <sub>VBUS</sub> =0	2.56	2.66	2.76	
$V_{VIN3V3\_UVLO}$		falling, V <sub>VBUS</sub> =0	2.44	2.54	2.64	V
	pensi en	hysteresis		0.12		
LDO_3V3, LDO_1V5					·	
V <sub>LDO_3V3</sub>	voltage on LDO_3V3	$V_{VIN\_3V3} = 0V$ , 10 $\mu$ A $\leq I_{LOAD} \leq 18$ mA, $V_{VBUS} \geq 3.9V$	3.0	3.4	3.6	V
R <sub>LDO_3V3</sub>	Rdson of VIN_3V3 to LDO_3V3	I <sub>LDO_3V3</sub> =50mA			1.4	Ω
V <sub>LDO_1V5</sub>	voltage on LDO_1V5	up to maximum internal loading condition.	1.49	1.5	1.65	V

## **6.7 Power Consumption**

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V, no GPIO loading

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>VIN_3V3,ActSrc</sub>	current into VIN_3V3	Active Source mode: V <sub>VBUS</sub> =5.0V, V <sub>VIN_3V3</sub> =3.3V		3		mA
I <sub>VIN_3V3,ActSnk</sub>	current into VIN_3V3	Active Sink mode: 22V ≥ V <sub>VBUS</sub> ≥ 4.0V, V <sub>VIN_3V3</sub> =3.3V		3	6	mA
I <sub>VIN_3V3,IdlSrc</sub>	current into VIN_3V3	Idle Source mode: V <sub>VBUS</sub> =5.0V, V <sub>VIN_3V3</sub> =3.3V		1.0		mA
I <sub>VIN_3V3,IdlSnk</sub>	current into VIN_3V3	Idle Sink mode: $22V \ge V_{VBUS} \ge 4.0V$ , $V_{VIN\_3V3}=3.3V$		1.0		mA
P <sub>MstbySnk</sub>	Power drawn into PP5V and VIN_3V3 in Modern Standby Sink Mode	CCm floating, $V_{CCn}$ =0.4V, $V_{PP5V}$ = 5V, $V_{VIN\_3V3}$ =3.3V, $V_{VBUS}$ =5.0V, GATE_VBUS, GATE_VSYS disabled, and $T_J$ =25°C		4.1		mW
P <sub>MstbySrc</sub>	Power drawn into PP5V and VIN_3V3 in Modern Standby Source Mode	CCm floating, CCn tied to GND through 5.1k $\Omega$ , V <sub>PP5V</sub> = 5V, V <sub>VIN_3V3</sub> =3.3V, I <sub>VBUS</sub> =0, T <sub>J</sub> =25°C		4.5		mW
I <sub>PP5V,Sleep</sub>	current into PP5V	Sleep mode: V <sub>VBUS</sub> =0V, V <sub>VIN_3V3</sub> =3.3V		2		μΑ
I <sub>VIN_3V3,Sleep</sub>	current into VIN_3V3	Sleep mode: V <sub>VBUS</sub> =0V, V <sub>VIN_3V3</sub> =3.3V		56		μΑ

## **6.8 PP\_5V Power Switch Characteristics**

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>PP_5V</sub>	Resistance from PP5V to VBUS	I <sub>LOAD</sub> = 3 A, T <sub>J</sub> =25°C			45	mΩ
R <sub>PP_5V</sub>	Resistance from PP5V to VBUS	I <sub>LOAD</sub> = 3 A, T <sub>J</sub> =95°C		45	60	mΩ
R <sub>PP_5V</sub>	Resistance from PP5V to VBUS	I <sub>LOAD</sub> = 3 A, T <sub>J</sub> =125°C		45	65	mΩ
I <sub>PP5V_REV</sub>	VBUS to PP5V leakage current	$V_{PP5V} = 0V, V_{VBUS} = 5.5V,$ $PP_5V$ disabled, $T_J \le 85^{\circ}C$ , measure $I_{PP5V}$			5	μΑ

SLVSGQ0 - NOVEMBER 2022



Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PP5V_FWD	PP5V to VBUS leakage current	V <sub>PP5V</sub> = 5.5V, V <sub>VBUS</sub> = 0V, PP_5V disabled, T <sub>J</sub> ≤85°C, measure I <sub>VBUS</sub>			15	μΑ
LIM5V	Current limit setting	Configure to setting 0	1.15		1.36	Α
LIM5V	Current limit setting	configure to setting 1	1.61		1.90	Α
LIM5V	Current limit setting	configure to setting 2	2.3		2.70	Α
LIM5V	Current limit setting	configure to setting 3	3.04		3.58	Α
LIM5V	Current limit setting	configure to setting 4	3.22		3.78	Α
VBUS	PP5V to VBUS current sense accuracy	3.64A ≥ I <sub>VBUS</sub> ≥ 1A	3.05	3.5	3.75	A/V
V <sub>PP_5V_RCP</sub>	RCP clears and PP_5V starts turning on when $V_{VBUS} - V_{PP5V} < V_{PP_5V_RCP}$ . Measure $V_{VBUS} - V_{PP5V}$		10		20	mV
GOS_PP_5V	response time to VBUS short circuit	VBUS to GND through 10mΩ, C <sub>VBUS</sub> =0		1.15		μs
tPP_5V_ovp	response time to V <sub>VBUS</sub> > V <sub>OVP4RCP</sub>	Enable PP_5V, $I_{RpDef}$ being drawn from PP5V, configure $V_{OVP4RCP}$ to setting 2, ramp $V_{VBUS}$ from 4V to 20V at 100 V/ms, $C_{PP5V} = 2.5 \ \mu\text{F}$ , measure time from OVP detection until reverse current < 100 mA		4.5		μs
PP_5V_uvlo	response time to $V_{PP5V}$ < $V_{PP5V\_UVLO}$ , PP_VBUS is deemed off when $V_{VBUS}$ < 0.8V	R <sub>L</sub> = 100 Ω, no external capacitance on VBUS		4		μs
tPP_5V_rcp	response time to V <sub>PP5V</sub> < V <sub>VBUS</sub> +V <sub>PP_5V_RCP</sub>	V <sub>PP5V</sub> =5.5V, I <sub>RpDef</sub> being drawn from PP5V, enable PP_5V, configure V <sub>OVP4RCP</sub> to setting 2, ramp V <sub>VBUS</sub> from 4V to 21.5V at 10 V/μs, measure V <sub>PP5V</sub> . C <sub>PP5V</sub> = 104 μF, C <sub>VBUS</sub> =10μF, measure time from RCP detection until reverse current < 100 mA.		0.7		µs
FRS_on	Time allowed to enable the pass FET in PP_5V with 3A current limit.	Initial $V_{VBUS} = 0V$ , $2\mu F \le C_{VBUS} \le 20\mu F$ , current limit configured to 3A setting $0 \le I_{VBUS} \le 0.5$ A, measure time from when $V_{CCX}$ has been below $V_{FRS}$ for $t_{FRS\_DET}$ FET is deemed enabled when $V_{VBUS} > 4.75V$ .			150	μs
İLIM	Current limit deglitch time			5.1		ms
ON	from enable signal to VBUS at 90% of final value	$R_L = 100\Omega, V_{PP5V} = 5V,$ $C_L = 0$	2.3	3.3	4.3	ms
OFF	from disable signal to VBUS at 10% of final value	$R_L = 100\Omega, V_{PP5V} = 5V,$ $C_L = 0$	0.20	0.35	0.5	ms
RISE	VBUS from 10% to 90% of final value	$R_L = 100\Omega, V_{PP5V} = 5V,$ $C_L = 0$	1	1.4	1.8	ms
FALL	VBUS from 90% to 10% of initial value	$R_L = 100\Omega, V_{PP5V} = 5V,$ $C_L = 0$	0.06	0.1	0.14	ms

SLVSGQ0 - NOVEMBER 2022

## **6.9 PP\_EXT Power Switch Characteristics**

Operating under these conditions unless otherwise noted: 3.0 V ≤ V<sub>VIN 3V3</sub> ≤ 3.6 V

	se conditions unless otherwise noted: 3 PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Gate driver sourcing ourront	$ 0 \le V_{GATE\_VSYS} - V_{VSYS} \le 6 $ V, $V_{VSYS} \le 22$ V, $V_{VBUS} > 4$ V, measure $I_{GATE\_VSYS}$	8.5		11.5	μΑ
GATE_ON	Gate driver sourcing current	$ 0 \le V_{GATE\_VBUS} - V_{VBUS} \le 6 $ V, 4 V $\le V_{VBUS} \le 22$ V, measure $I_{GATE\_VBUS}$	8.5		11.5	μА
V <sub>GATE_</sub> ON	sourcing voltage (ON)	0 $\leq$ V <sub>VSYS</sub> $\leq$ 22 V, I <sub>GATE_VSYS</sub> $<$ 4 $\mu$ A, measure V <sub>GATE_VSYS</sub> $-$ V <sub>VSYS</sub> , V <sub>VBUS</sub> $>$ 4 V.	6		12	V
		4 V $\leq$ V <sub>VBUS</sub> $\leq$ 22 V, I <sub>GATE_VBUS</sub> $<$ 4 $\mu$ A, measure V <sub>GATE_VBUS</sub> $-$ V <sub>VBUS</sub> .	6		12	V
		setting 0, 4 V ≤ V <sub>VBUS</sub> ≤ 22 V, V <sub>VIN_3V3</sub> ≤ 3.63 V	2	6	10	mV
$V_{RCP}$	comparator mode RCP threshold,	setting 1, 4 V ≤ V <sub>VBUS</sub> ≤ 22 V, V <sub>VIN_3V3</sub> ≤ 3.63 V	4	8	12	mV
Y RCP	V <sub>VSYS</sub> - V <sub>VBUS</sub> .	setting 2, 4 V ≤ V <sub>VBUS</sub> ≤ 22 V, V <sub>VIN_3V3</sub> ≤ 3.63 V	6	10	14	mV
		setting 3, 4 V ≤ V <sub>VBUS</sub> ≤ 22 V, V <sub>VIN_3V3</sub> ≤ 3.63 V	8	12	16	mV
Igate_off	Sinking strength	normal turnoff: V <sub>VSYS</sub> = 5V, V <sub>GATE_VSYS</sub> =6V, measure I <sub>GATE_VSYS</sub>	13			μΑ
		normal turnoff: V <sub>VBUS</sub> = V <sub>VSYS</sub> = 5V, V <sub>GATE_VBUS</sub> =6V, measure I <sub>GATE_VBUS</sub>	13			μΑ
		fast turnoff: V <sub>VSYS</sub> = 5V, V <sub>GATE_VSYS</sub> =6V, assert PPHV1_FAST_DISABLE, measure R <sub>GATE_VSYS</sub>			85	Ω
RGATE_FSD	Sinking strength	fast turnoff: V <sub>VBUS</sub> = V <sub>VSYS</sub> = 5V, V <sub>GATE_VBUS</sub> =6V, assert PPHV1_FAST_DISABLE, measure R <sub>GATE_VBUS</sub>			85	Ω
GATE_OFF_UVLO	Sinking strength in UVLO (safety)	V <sub>VIN_3V3</sub> =0V, V <sub>VBUS</sub> =3.0V, V <sub>GATE_VSYS</sub> =0.1V, measure resistance from GATE_VSYS to GND			1.5	МΩ
	soft start slew rate for GATE_VSYS, setting 0		0.35	0.41	0.47	
	soft start slew rate for GATE_VSYS, setting 1	$4 \text{ V} \le \text{V}_{\text{VBUS}} \le 22 \text{ V},$ $\text{I}_{\text{LOAD}} = 100 \text{ mA}, 500 \text{pF}$	0.67	0.81	0.95	V/ms
SS	soft start slew rate for GATE_VSYS, setting 2	90% of final VSYS value,	1.33	1.7	2.0	
	soft start slew rate for GATE_VSYS, setting 3		2.8	3.3	3.80	
GATE_VBUS_OFF	Time allowed to disable the external FET via GATE_VBUS in normal shutdown mode. <sup>(1)</sup>	V <sub>VBUS</sub> =20V, Q <sub>G</sub> of external FET = 40nC or C <sub>GATE_VBUS</sub> < 3nF, Gate is off when V <sub>GATE_VBUS</sub> - V <sub>VBUS</sub> < 1V		450	4000	μs

TEXAS INSTRUMENTS www.ti.com

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t <sub>GATE_VBUS_OVP</sub>	Time allowed to disable the external FET via GATE_VBUS in fast shutdown mode (V <sub>OVP4RCP</sub> exceeded). <sup>(1)</sup>	OVP: $V_{\text{OVP4RCP}}$ = setting 57, $V_{\text{VBUS}}$ =20V initially, then raised to 23V in 50ns, $Q_{\text{G}}$ of external FET = 40nC or $C_{\text{GATE\_VBUS}}$ < 3nF, Gate is off when $V_{\text{GATE\_VBUS}}$ – $V_{\text{VBUS}}$ < 1V	3	5	μs
t <sub>GATE_VBUS_RCP</sub>	Time allowed to disable the external FET via GATE_VBUS in fast shutdown mode (V <sub>RCP</sub> exceeded), this includes the response time of the comparator.	RCP: $V_{RCP}$ = setting 0, $V_{VBUS}$ =5V, $V_{VSYS}$ =5V initially, then raised to 5.5V in 50ns, $Q_G$ of external FET = 40nC or $C_{GATE\_VBUS}$ < 3nF, Gate is off when $V_{GATE\_VBUS}$ < 1V	1	2	μѕ
t <sub>GATE_VSYS_OFF</sub>	Time allowed to disable the external FET via GATE_VSYS in normal shutdown mode <sup>(1)</sup>	$V_{VSYS}$ =20V, $Q_G$ of external FET = 40nC or $C_{GATE\_VBUS}$ < 3nF, Gate is off when $V_{GATE\_VSYS} - V_{VSYS}$ < 1V	450	4000	μs
t <sub>GATE_VSYS_FSD</sub>	Time allowed to disable the external FET via GATE_VSYS in fast shutdown mode (OVP or FRS) <sup>(1)</sup>	$V_{VBUS}$ =20V initially, then raised to 23V in 50ns, $Q_G$ of external FET = 40nC or $C_{GATE\_VBUS}$ < 3nF, Gate is off when $V_{GATE\_VSYS}$ - $V_{VSYS}$ < 1V, $r_{OVP}$ =1	0.25	20	μs
t <sub>GATE_VBUS_ON</sub>	time to enable GATE_VBUS <sup>(1)</sup>	measure time from when $V_{GS}$ =0V until $V_{GS}$ >3V, where $V_{GS}$ = $V_{GATE\_VBUS}$ – $V_{VBUS}$	0.25	2	ms

<sup>(1)</sup> These values depend upon the characteristics of the external N-ch MOSFET. The typical values were measured when Px\_GATE\_VSYS and Px\_GATE\_VBUS were used to drive two CSD17571Q2 in common drain back-to-back configuration.

## **6.10 Power Path Supervisory**

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN\_3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OVP4RCP</sub>	VBUS over voltage protection for RCP programmable range	OVP detected when V <sub>VBUS</sub> > V <sub>OVP4RCP</sub>	5.0		24	V
V <sub>OVP4RCPH</sub>	hysteresis		1.75	2	2.25	%
	ratio of OVP4RCP input	setting 0		1		V/V
	used for OVP4VSYS	setting 1		0.95		V/V
r <sub>OVP</sub>	comparator. r <sub>OVP</sub> *V <sub>OVP4VSYS</sub> =	setting 2		0.90		V/V
	Vovp4RCP	setting 3		0.875		V/V
V <sub>OVP4VSYS</sub>	VBUS over voltage protection range for VSYS protection	OVP detected when rovp*V <sub>VBUS</sub> > V <sub>OVP4RCP</sub>	5		27.5	V
	hysteresis	VBUS falling, % of V <sub>OVP4VSYS</sub> , r <sub>OVP</sub> setting 0	1.75	2	2.25	
V		VBUS falling, % of V <sub>OVP4VSYS</sub> , r <sub>OVP</sub> setting 1	1.8	2.1	2.4	%
V <sub>OVP4VSYS</sub>		VBUS falling, % of V <sub>OVP4VSYS</sub> , r <sub>OVP</sub> setting 2	1.9	2.2	2.5	70
		VBUS falling, % of V <sub>OVP4VSYS</sub> , r <sub>OVP</sub> setting 3	2	2.3	2.6	
		rising	3.9	4.1	4.3	
V <sub>PP5V_UVLO</sub>	Voltage required on PP5V	falling	3.8	4.0	4.2	V
_		hysteresis		0.1		



SLVSGQ0 - NOVEMBER 2022

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN\_3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>DSCH</sub>	VBUS discharge current	V <sub>VBUS</sub> = 22V, measure I <sub>VBUS</sub>	4		15	mA

## **6.11 CC Cable Detection Parameters**

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>1/IN 31/3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Type-C Source (R <sub>i</sub>	p pull-up)					
V <sub>OC_3.3</sub>	Unattached CCy open circuit voltage while Rp enabled, no load	$V_{LDO_3V3} > 2.302 \text{ V}, R_{CC} = 47 \text{ k}\Omega$	1.85			V
V <sub>OC_5</sub>	Attached CCy open circuit voltage while Rp enabled, no load	$V_{PP5V} > 3.802 \text{ V, R}_{CC} = 47 \text{ k}\Omega$	2.95			V
Rev		$\begin{array}{l} V_{CCy} = 5.5 \text{V, } V_{CCx} = 0 \text{V,} \\ V_{LDO\_3V3\_UVLO} < V_{LDO\_3V3} < 3.6 \\ \text{V, } V_{PP5V} = 3.8 \text{ V , measure current} \\ \text{into CCy} \end{array}$			10	μА
Nev	ССу	$\begin{array}{l} V_{CCy} = 5.5 \text{V, } V_{CCx} = 0 \text{V,} \\ V_{LDO\_3V3\_UVLO} < V_{LDO\_3V3} < 3.6 \\ \text{V, } V_{PP5V} = 0, T_J \le 85^{\circ}\text{C, measure} \\ \text{current into CCy} \end{array}$			10	μΛ
R <sub>pDef</sub>	current source - USB Default	0 < V <sub>CCy</sub> < 1.0 V, measure I <sub>CCy</sub>	64	80	96	μΑ
I <sub>Rp1.5</sub>	current source - 1.5A	4.75 V < V <sub>PP5V</sub> < 5.5 V, 0 < V <sub>CCy</sub> < 1.5 V, measure I <sub>CCy</sub>	166	180	194	μΑ
I <sub>Rp3.0</sub>	current source - 3.0A	4.75 V < V <sub>PP5V</sub> < 5.5 V, 0 < V <sub>CCy</sub> < 2.45 V, measure I <sub>CCy</sub>	304	330	356	μΑ
Type-C Sink (Rd p	ull-down)				•	
V <sub>SNK1</sub>	Open/Default detection threshold when Rd applied to CCy	rising	0.2		0.24	V
V <sub>SNK1</sub>	Open/Default detection threshold when Rd applied to CCy	falling,	0.16		0.20	V
5	hysteresis			0.04		V
V <sub>SNK2</sub>	Default/1.5A detection threshold	falling,	0.62	,	0.68	V
,	Default/1.5A detection threshold	rising,	0.63	0.66	0.69	V
√ <sub>SNK2</sub>	hysteresis			0.01		V
V <sub>SNK3</sub>	1.5A/3.0A detection threshold when Rd applied to CCy	falling,	1.17		1.25	V
V <sub>SNK3</sub>	1.5A/3.0A detection threshold when Rd applied to CCy	rising,	1.22		1.3	V
	hysteresis			0.05		V
R <sub>SNK</sub>	Rd pulldown resistance	0.25 V ≤ V <sub>CCy</sub> ≤ 2.1 V, measure resistance on CCy	4.6		5.6	kΩ
R <sub>VCONN_DIS</sub>	VCONN discharge resistance	0V ≤ V <sub>CCy</sub> ≤ 5.5 V, measure resistance on CCy	4.0		6.12	kΩ
		V <sub>VIN_3V3</sub> =0V, 64 μA < I <sub>CCy</sub> <96 μA	0.25		1.32	
V <sub>CLAMP</sub>	Dead battery Rd clamp	V <sub>VIN_3V3</sub> =0V, 166 μA < I <sub>CCy</sub> <194 μA	0.65		1.32	V
		V <sub>VIN_3V3</sub> =0V, 304 μA < I <sub>CCy</sub> < 356 μA	1.20		2.18	
	resistance from CCy to GND when	V <sub>VBUS</sub> = 0, V <sub>VIN_3V3</sub> =3.3V, V <sub>CCy</sub> =5 V, measure resistance on CCy	500			kΩ
R <sub>Open</sub>	configured as open.	V <sub>VBUS</sub> = 5V, V <sub>VIN_3V3</sub> = 0, V <sub>CCy</sub> =5 V, measure resistance on CCy	500			kΩ



Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

- 1		VIIN_3V3				
P/	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>FRS</sub>	Fast Role swap request voltage detection threshold on CCy (falling)		495	515	535	mV
V <sub>FRS</sub>	hysteresis			0.01		V
t <sub>FRS_DET</sub>	Fast role swap signal detection time	V <sub>CCy</sub> must be below V <sub>FRS</sub> for at least this long before the FRS signal is detected	30		35	μs
t <sub>FRS_Resp</sub>	response time of the Fast role swap comparator (rising)	V <sub>CCy</sub> rises from 0.24V to 0.64V			0.6	μs

## **6.12 CC VCONN Parameters**

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

P	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>PP_CABLE</sub>	Rdson of the VCONN path	V <sub>PP5V</sub> =5V, I <sub>L</sub> = 250 mA, measure resistance from PP5V to CCy			1.2	Ω
ILIMVC	short circuit current limit	setting 0, $V_{PP5V}$ =5V, $R_L$ =10m $\Omega$ , measure $I_{CCy}$	350	410	470	mA
ILIMVC	short circuit current limit	setting 1, $V_{PP5V}$ =5V, $R_L$ =10m $\Omega$ , measure $I_{CCy}$	540	600	660	mA
I <sub>CC2PP5V</sub>	Reverse leakage current through VCONN FET	$\label{eq:VCONN} \begin{split} &\text{VCONN disabled, T}_{\text{J}} \leq 85 ^{\circ}\text{C}, \\ &\text{V}_{\text{CCy}} = 5.5 \text{ V, V}_{\text{PP5V}} = 0 \text{ V,} \\ &\text{V}_{\text{VBUS}} = 5\text{V, LDO forced to draw} \\ &\text{from VBUS, measure I}_{\text{CCy}} \end{split}$			10	μΑ
V <sub>VC_OVP</sub>	Over-voltage protection threshold for PP_CABLE	V <sub>PP5V</sub> rising	5.6	5.9	6.2	V
V	Reverse current protection	$V_{PP5V} \ge 4.9 \text{ V}, V_{CCy} = V_{PP5V}, V_{CCx} \text{ rising}$	60	200	340	mV
V <sub>VC_RCP</sub>	threshold for PP_CABLE, sourcing VCONN through CCx	$V_{PP5V} \ge 4.9 \text{ V}, V_{CCy} \le 4 \text{ V}, V_{CCx}$ rising	210	340	470	mV
t <sub>VCILIM</sub>	Current clamp deglitch time			1.3		ms
tpp_cable_fsd	Time to disable PP_CABLE after V <sub>PP5V</sub> > V <sub>VC_OVP</sub> or V <sub>CCx</sub> - V <sub>PP5V</sub> > V <sub>VC_RCP</sub>	C <sub>L</sub> =0		0.5		μs
tpp_Cable_off	from disable signal to CCy at 10% of final value	I <sub>L</sub> = 250 mA, V <sub>PP5V</sub> = 5V, C <sub>L</sub> =0	100	200	300	μs
tios_pp_cable	response time to short circuit	$V_{PP5V}$ =5V, for short circuit R <sub>L</sub> = 10mΩ.		2		μs

## **6.13 CC PHY Parameters**

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN\_3V3</sub>  $\leq$  3.6 V or V<sub>VBUS</sub>  $\geq$  3.9 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmitter						
V <sub>TXHI</sub>	Transmit high voltage on CCy	Standard External load	1.05	1.125	1.2	V
V <sub>TXLO</sub>	Transmit low voltage on CCy	Standard External load	-75		75	mV
Z <sub>DRIVER</sub>	Transmit output impedance while driving the CC line using CCy	measured at 750 kHz	33	54	75	Ω
t <sub>Rise</sub>	Rise time. 10 % to 90 % amplitude points on CCy, minimum is under an unloaded condition. Maximum set by TX mask	C <sub>CCy</sub> = 520 pF	300			ns

SLVSGQ0 - NOVEMBER 2022

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V or V<sub>VBUS</sub>  $\geq$  3.9 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>Fall</sub>	Fall time. 90 % to 10 % amplitude points on CCy, minimum is under an unloaded condition. Maximum set by TX mask	C <sub>CCy</sub> = 520 pF	300			ns
V <sub>PHY_OVP</sub>	OVP detection threshold for USB PD PHY.	$0 \le V_{VIN\_3V3} \le 3.6 \text{ V}, \ 0 \le V_{PP5V} \le 5.5 \text{ V}, \ V_{VBUS} \ge 4 \text{ V}.$ Initially $V_{CC1} \le 5.5 \text{ V}$ and $V_{CC2} \le 5.5 \text{ V}$ , then $V_{CCx}$ rises.	5.5		8.5	V
Receiver	·					
Z <sub>BMCRX</sub>	receiver input impedance on CCy	Does not include pull-up or pulldown resistance from cable detect. Transmitter is Hi-Z.	1			МΩ
C <sub>CC</sub>	Receiver capacitance on CCy <sup>(1)</sup>	Capacitance looking into the CC pin when in receiver mode			120	pF
V <sub>RX_SNK_R</sub>	Rising threshold on CCy for receiver comparator	sink mode (rising)	499	525	551	mV
V <sub>RX_SRC_R</sub>	Rising threshold on CCy for receiver comparator	source mode (rising)	784	825	866	mV
V <sub>RX_SNK_F</sub>	Falling threshold on CCy for receiver comparator	sink mode (falling)	230	250	270	mV
V <sub>RX_SRC_F</sub>	Falling threshold on CCy for receiver comparator	source mode (falling)	523	550	578	mV

<sup>(1)</sup> C<sub>CC</sub> includes only the internal capacitance on a CCy pin when the pin is configured to be receiving BMC data. External capacitance is needed to meet the required minimum capacitance per the USB-PD Specifications (cReceiver). Therefore, TI recommends adding C<sub>CCy</sub> externally.

### 6.14 Thermal Shutdown Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Temperature rising	145	160	175	°C
'SD_MAIN	T <sub>SD_MAIN</sub> Temperature shutdown threshold	hysteresis		20		°C
	Temperature controlled shutdown	Temperature rising	135	150	165	°C
T <sub>SD_PP5V</sub>	threshold. The PP_5V and PP_CABLE power paths have local sensors that disables them when this temperature is exceeded.	hysteresis		10		°C

## 6.15 ADC Characteristics

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		3.6V max scaling, voltage divider of 3		14		mV
LSB	least significant bit	25.2V max scaling, voltage divider of 21		98		mV
		4.07A max scaling		16.5		mA
GAIN_ERR	Gain error	$0.05V \le V_{ADCINx} \le 3.6V, V_{ADCINx}$ $\le V_{LDO_3V3}$	-2.7	2	2.7	
		$0.05V \le V_{GPIOX} \le 3.6V, V_{GPIOX}$ $\le V_{LDO\_3V3}$	-2.1		2.1	%
		$2.7V \le V_{LDO_{3V3}} \le 3.6V$	-2.4		2.4	,,
		0.6V ≤ V <sub>VBUS</sub> ≤ 22V	-2.1		2.1	
		1A ≤ I <sub>VBUS</sub> ≤ 3A	-2.1		2.1	



Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
		$0.05V \le V_{ADCINx} \le 3.6V, V_{ADCINx}$ $\le V_{LDO_3V3}$	-4.1	4.1	
VOS ERR	Offset error <sup>(1)</sup>	$0.05V \le V_{GPIOx} \le 3.6V, V_{GPIOx}$ $\le V_{LDO_3V3}$	<del>-4</del> .1	4.1	mV
		$2.7V \le V_{LDO_3V3} \le 3.6V$	-4.5	4.5	
		0.6V ≤ V <sub>VBUS</sub> ≤ 22V	-4.1	4.1	
		1A ≤ I <sub>VBUS</sub> ≤ 3A	-4.5	4.5	mA

<sup>(1)</sup> The offset error is specified after the voltage divider.

## 6.16 Input/Output (I/O) Characteristics

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GPIO0-7 (Inputs)						
GPIO_VIH	GPIOx high-Level input voltage	V <sub>LDO_3V3</sub> = 3.3V	1.3			V
GPIO_VIL	GPIOx low-level input voltage	V <sub>LDO_3V3</sub> = 3.3V			0.54	V
GPIO_HYS	GPIOx input hysteresis voltage	V <sub>LDO_3V3</sub> = 3.3V	0.09			V
GPIO_ILKG	GPIOx leakage current	V <sub>GPIOx</sub> = 3.45 V	-1		1	μA
GPIO_RPU	GPIOx internal pull-up	pull-up enabled	50	100	150	kΩ
GPIO_RPD	GPIOx internal pull-down	pull-down enabled	50	100	150	kΩ
GPIO_DG	GPIOx input deglitch			20		ns
GPIO0-7 (Outputs)						
GPIO_VOH	GPIOx output high voltage	$V_{LDO_3V3} = 3.3V$ , $I_{GPIOx} = -2mA$	2.9			V
GPIO_VOL	GPIOx output low voltage	$V_{LDO_3V3}$ = 3.3V, $I_{GPIOx}$ =2mA			0.4	V
ADCIN1, ADCIN2	•					
ADCIN_ILKG	ADCINx leakage current	V <sub>ADCINX</sub> = 3.45 V, V <sub>VIN_3V3</sub> = 3.3	-1		1	μA
t <sub>воот</sub>	time from LDO_3V3 going high until ADCINx is read for configuration			10		ms

## 6.17 BC1.2 Characteristics

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN 3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DATA CON	TACT DETECT				<u> </u>	
I <sub>DP_SRC</sub>	DCD source current	V <sub>LDO_3V3</sub> = 3.3 V	7	10	13	μA
R <sub>DM_DWN</sub>	DCD pulldown resistance	V <sub>GPIO5</sub> = 3.6V	14.25	20	24.8	kΩ
R <sub>DP_DWN</sub>	DCD pulldown resistance	V <sub>GPIO4</sub> = 3.6V	14.25	20	24.8	kΩ
V <sub>LGC_HI</sub>	Threshold for no connection	$V_{GPIO4} \ge V_{LGC\_HI}, V_{LDO\_3V3} = 3.3 \text{ V},$ $R_{GPIO4} = 300 \text{k}\Omega$	2		3.6	V
V <sub>LGC_LO</sub>	Threshold for connection	$V_{\text{GPIO5}} \le V_{\text{LGC\_LO}}, V_{\text{LDO\_3V3}} = 3.3V,$ $R_{\text{GPIO4}} = 24.8k\Omega$	0		0.8	V
Advertisem	ent and Detection					
V <sub>DX_SRC</sub>	Source voltage	C <sub>GPIO4</sub> ≤ 600 pF	0.55	0.6	0.65	V
V <sub>DX_ILIM</sub>	VDX_SRC current limit		250		400	μA
I <sub>DX_SNK</sub>	Sink Current	V <sub>GPIO4</sub> ≥ 250 mV	25	75	125	μA
I <sub>DX_SNK</sub>	Sink Current	V <sub>GPIO5</sub> ≥ 250 mV	25	75	125	μΑ



SLVSGQ0 - NOVEMBER 2022

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>VIN\_3V3</sub>  $\leq$  3.6 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>DCP_DAT</sub>	Dedicated Charging Port Resistance	$0.5 \text{ V} \le \text{V}_{\text{USB\_P}} \le 0.7 \text{ V}, 25  \mu\text{A} \le \text{I}_{\text{USB\_N}}$ $\le 175  \mu\text{A}$			200	Ω

# **6.18 I2C Requirements and Characteristics**

Operating under these conditions unless otherwise noted: 3.0 V  $\leq$  V<sub>V/IN 3V3</sub>  $\leq$  3.6 V

Operating under thes	e conditions unless otherwise note					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
12C_EC_IRQ , 12C2s_I	RQ					
OD_VOL_IRQ	Low level output voltage	I <sub>OL</sub> = 2 mA			0.4	V
OD_LKG_IRQ	Leakage Current	Output is Hi-Z, V <sub>I2Cx_IRQ</sub> = 3.45 V	-1		1	μΑ
I2C3m_IRQ					•	
IRQ_VIH	High-Level input voltage	V <sub>LDO_3V3</sub> = 3.3V	1.3			V
IRQ_VIH_THRESH	High-Level input voltage threshold	V <sub>LDO_3V3</sub> = 3.3V	0.72		1.3	V
IRQ_VIL	low-level input voltage	V <sub>LDO_3V3</sub> = 3.3V			0.54	V
IRQ_VIL_THRESH	low-level input voltage threshold	V <sub>LDO_3V3</sub> = 3.3V	0.54		1.08	V
IRQ_HYS	input hysteresis voltage	V <sub>LDO_3V3</sub> = 3.3V	0.09			V
IRQ_DEG	input deglitch			20		ns
IRQ_ILKG	I2C3m_IRQ leakage current	V <sub>I2C3m_IRQ</sub> = 3.45 V	-1		1	μΑ
SDA and SCL Commo	on Characteristics (Master, Slave)				I	
V <sub>IL</sub>	Input low signal	V <sub>LDO_3V3</sub> =3.3V,			0.54	V
V <sub>IH</sub>	Input high signal	V <sub>LDO_3V3</sub> =3.3V,	1.3			V
V <sub>HYS</sub>	Input hysteresis	V <sub>LDO 3V3</sub> =3.3V	0.165			V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> =3 mA			0.36	V
I <sub>LEAK</sub>	Input leakage current	Voltage on pin = V <sub>LDO 3V3</sub>	-3		3	μA
I <sub>OL</sub>	Max output low current	V <sub>OL</sub> =0.4 V	15			mA
I <sub>OL</sub>	Max output low current	V <sub>OL</sub> =0.6 V	20			mA
t <sub>f</sub>	Fall time from 0.7*V <sub>DD</sub> to 0.3*V <sub>DD</sub>	$V_{DD} = 1.8V, 10 \text{ pF} \le C_b \le 400 \text{ pF}$	12		80	ns
t <sub>f</sub>	Fall time from 0.7*V <sub>DD</sub> to 0.3*V <sub>DD</sub>	$V_{DD} = 3.3V, 10 \text{ pF} \le C_b \le 400 \text{ pF}$	12		150	ns
t <sub>sp</sub>	I2C pulse width surpressed				50	ns
C <sub>I</sub>	pin capacitance (internal)				10	pF
C <sub>b</sub>	Capacitive load for each bus line (external)				400	pF
SDA and SCL Standar	rd Mode Characteristics (Slave)					
f <sub>SCLS</sub>	Clock frequency for slave	V <sub>DD</sub> = 1.8V or 3.3V			100	kHz
t <sub>VD;DAT</sub>	Valid data time	Transmitting Data, V <sub>DD</sub> = 1.8V or 3.3V, SCL low to SDA output valid			3.45	μs
t <sub>VD;ACK</sub>	Valid data time of ACK condition	Transmitting Data, V <sub>DD</sub> = 1.8V or 3.3V, ACK signal from SCL low to SDA (out) low			3.45	μs
SDA and SCL Fast Mo	ode Characteristics (Slave)		,			
f <sub>SCLS</sub>	Clock frequency for slave	V <sub>DD</sub> = 1.8V or 3.3V	100		400	kHz
t <sub>VD;DAT</sub>	Valid data time	Transmitting data, V <sub>DD</sub> = 1.8V, SCL low to SDA output valid			0.9	μs
tvd;ack	Valid data time of ACK condition	Transmitting data, V <sub>DD</sub> = 1.8V or 3.3V, ACK signal from SCL low to SDA (out) low			0.9	μs
SDA and SCL Fast Mo	ode Plus Characteristics (Slave)					




Operating under these conditions unless otherwise noted: 3.0 V ≤ V<sub>VIN 3V3</sub> ≤ 3.6 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SCLS</sub>	Clock frequency for Fast Mode Plus (1)	V <sub>DD</sub> = 1.8V or 3.3V	400		1000	kHz
t <sub>VD;DAT</sub>	Valid data time	Transmitting data, V <sub>DD</sub> = 1.8V or 3.3V, SCL low to SDA output valid			0.55	μs
t <sub>VD;ACK</sub>	Valid data time of ACK condition	Transmitting data, V <sub>DD</sub> = 1.8V or 3.3V, ACK signal from SCL low to SDA (out) low	0.5		0.55	μs
SDA and SCL Fa	ast Mode Charactersistics (Master)					
£	Clask fraguency for master	V <sub>DD</sub> = 3.3V <sup>(2)</sup>		400	410	kHz
f <sub>SCLM</sub>	Clock frequency for master	V <sub>DD</sub> = 1.8V		390	400	KHZ
t <sub>HD;STA</sub>	Start or repeated start condition hold time	V <sub>DD</sub> = 3.3V	0.6			μs
t <sub>LOW</sub>	Clock low time	V <sub>DD</sub> = 3.3V	1.3			μs
t <sub>HIGH</sub>	Clock high time	V <sub>DD</sub> = 3.3V	0.6			μs
t <sub>SU;STA</sub>	Start or repeated start condition setup time	V <sub>DD</sub> = 3.3V	0.6			μs
t <sub>SU;DAT</sub>	Serial data setup time	Transmitting data, V <sub>DD</sub> = 3.3V	100			ns
t <sub>su;sto</sub>	Stop condition setup time	V <sub>DD</sub> = 3.3V	0.6			μs
t <sub>BUF</sub>	Bus free time between stop and start	V <sub>DD</sub> = 3.3V	1.3			μs
$t_{VD;DAT}$	Valid data time	Transmitting data, V <sub>DD</sub> = 3.3V, SCL low to SDA output valid			0.9	μs
t <sub>VD;ACK</sub>	Valid data time of ACK condition	Transmitting data, V <sub>DD</sub> = 3.3V, ACK signal from SCL low to SDA (out) low			0.9	μs

- Master must control  $f_{SCLS}$  to ensure  $t_{LOW}$  >  $t_{VD;ACK}$ . Measured as 400kHz when Rb=1k $\Omega$  and Cb=145 pF

## **6.19 Typical Characteristics**







Figure 6-2. PP\_CABLE Rdson vs. Temperature

SLVSGQ0 - NOVEMBER 2022

## **6.19 Typical Characteristics (continued)**





## 7 Parameter Measurement Information




Figure 7-1. I<sup>2</sup>C Slave Interface Timing




Figure 7-2. Short-Circuit Response Time for Internal Power Paths PP\_5V and PP\_CABLE



SLVSGQ0 - NOVEMBER 2022

## 8 Detailed Description

### 8.1 Overview

The TPS65992SBG is a fully-integrated USB Power Delivery (USB-PD) management device providing cable plug and orientation detection for USB Type-C and PD receptacle. The TPS65992SBG communicates with the cable and another USB Type-C and PD device at the opposite end of the cable, enables integrated port power switch for sourcing, controls a high current port power switch for sinking and negotiates alternate modes . The TPS65992SBG may also control an attached super-speed multiplexer to simultaneously support USB data and DisplayPort video.

The TPS65992SBG is divided into several main sections: the USB-PD controller, the cable plug and orientation detection circuitry, the port power switches, the power management circuitry and the digital core.

The USB-PD controller provides the physical layer (PHY) functionality of the USB-PD protocol. The USB-PD data is output through either the CC1 pin or the CC2 pin, depending on the orientation of the reversible USB Type-C cable. For a high-level block diagram of the USB-PD physical layer, a description of its features and more detailed circuitry, see the *USB-PD Physical Layer* section.

The cable plug and orientation detection analog circuitry automatically detects a USB Type-C cable plug insertion and also automatically detects the cable orientation. For a high-level block diagram of cable plug and orientation detection, a description of its features and more detailed circuitry, see the *Cable Plug and Orientation Detection*.

The port power switches provide power to the VBUS pin and also to the CC1 or CC2 pins based on the detected plug orientation. For a high-level block diagram of the port power switches, a description of its features and more detailed circuitry, see the *Power Paths*.

The power management circuitry receives and provides power to the TPS65992SBG internal circuitry and to the LDO 3V3 output. See the *Power Management* section for more information.


The digital core provides the engine for receiving, processing and sending all USB-PD packets as well as handling control of all other TPS65992SBG functionality. A portion of the digital core contains ROM memory which contains all the necessary firmware required to execute Type-C and PD applications. In addition, a section of the ROM, called boot code, is capable of initializing the TPS65992SBG, loading of device configuration information and loading any code patches into volatile memory in the digital core. For a high-level block diagram of the digital core, a description of its features and more detailed circuitry, see the *Digital Core* section.

The digital core of the TPS65992SBG also interprets and uses information provided by the analog-to-digital converter ADC (see the ADC), is configurable to read the status of general purpose inputs and trigger events accordingly, and controls general outputs which are configurable as push-pull or open-drain types with integrated pull-up or pull-down resistors. The TPS65992SBG has two  $I^2C$  slave ports to be controlled by host processors, and one  $I^2C$  master to write to and read from external slave devices such as multiplexor, retimer, or an optional external EEPROM memory (see the  $I^2C$  Interface).

The TPS65992SBG also integrates a thermal shutdown mechanism and runs off of accurate clocks provided by the integrated oscillator.



# 8.2 Functional Block Diagram



## **8.3 Feature Description**

## 8.3.1 USB-PD Physical Layer

Figure 8-1 shows the USB PD physical layer block surrounded by a simplified version of the analog plug and orientation detection block.




Figure 8-1. USB-PD Physical Layer and Simplified Plug and Orientation Detection Circuitry



USB-PD messages are transmitted in a USB Type-C system using a BMC signaling. The BMC signal is output on the same pin (CC1 or CC2) that is DC biased due to the Rp (or Rd) cable attach mechanism.

#### 8.3.1.1 USB-PD Encoding and Signaling

Figure 8-2 illustrates the high-level block diagram of the baseband USB-PD transmitter. Figure 8-3 illustrates the high-level block diagram of the baseband USB-PD receiver.




Figure 8-2. USB-PD Baseband Transmitter Block Diagram




Figure 8-3. USB-PD Baseband Receiver Block Diagram

### 8.3.1.2 USB-PD Bi-Phase Marked Coding

The USB-PD physical layer implemented in the TPS65992SBG is compliant to the *USB-PD Specifications*. The encoding scheme used for the baseband PD signal is a version of Manchester coding called Biphase Mark Coding (BMC). In this code, there is a transition at the start of every bit time and there is a second transition in the middle of the bit cell when a 1 is transmitted. This coding scheme is nearly DC balanced with limited disparity (limited to 1/2 bit over an arbitrary packet, so a very low DC level). Figure 8-4 illustrates Biphase Mark Coding.




Figure 8-4. Biphase Mark Coding Example

The USB PD baseband signal is driven onto the CC1 or CC2 pin with a tri-state driver. The tri-state driver is slew rate to limit coupling to D+/D— and to other signal lines in the Type-C fully featured cables. When sending the USB-PD preamble, the transmitter starts by transmitting a low level. The receiver at the other end tolerates the loss of the first edge. The transmitter terminates the final bit by an edge to ensure the receiver clocks the final bit of EOP.

## 8.3.1.3 USB-PD Transmit (TX) and Receive (Rx) Masks

The USB-PD driver meets the defined USB-PD BMC TX masks. Since a BMC coded "1" contains a signal edge at the beginning and middle of the UI, and the BMC coded "0" contains only an edge at the beginning, the masks are different for each. The USB-PD receiver meets the defined USB-PD BMC Rx masks. The boundaries of the Rx outer mask are specified to accommodate a change in signal amplitude due to the ground offset through the cable. The Rx masks are therefore larger than the boundaries of the TX outer mask. Similarly, the boundaries of the Rx inner mask are smaller than the boundaries of the TX inner mask. Triangular time masks are superimposed on the TX outer masks and defined at the signal transitions to require a minimum edge rate that has minimal impact on adjacent higher speed lanes. The TX inner mask enforces the maximum limits on the rise and fall times. Refer to the *USB-PD Specifications* for more details.

SLVSGQ0 - NOVEMBER 2022

#### 8.3.1.4 USB-PD BMC Transmitter

The TPS65992SBG transmits and receives USB-PD data over one of the CCy pins for a given CC pin pair (one pair per USB Type-C port). The CCy pins are also used to determine the cable orientation and maintain the cable/device attach detection. Thus, a DC bias exists on the CCy pins. The transmitter driver overdrives the CCy DC bias while transmitting, but returns to a Hi-Z state allowing the DC voltage to return to the CCy pin when not transmitting. While either CC1 or CC2 may be used for transmitting and receiving, during a given connection only the one that mates with the CC pin of the plug is used; so there is no dynamic switching between CC1 and CC2. Figure 8-5 shows the USB-PD BMC TX and RX driver block diagram.




Figure 8-5. USB-PD BMC TX/Rx Block Diagram

Figure 8-6 shows the transmission of the BMC data on top of the DC bias. Note, The DC bias can be anywhere between the minimum and maximum threshold for detecting a Sink attach. This means that the DC bias can be above or below the VOH of the transmitter driver.




Figure 8-6. TX Driver Transmission with DC Bias

The transmitter drives a digital signal onto the CCy lines. The signal peak,  $V_{TXHI}$ , is set to meet the TX masks defined in the *USB-PD Specifications*. Note that the TX mask is measured at the far-end of the cable.

When driving the line, the transmitter driver has an output impedance of  $Z_{DRIVER}$ .  $Z_{DRIVER}$  is determined by the driver resistance and the shunt capacitance of the source and is frequency dependent.  $Z_{DRIVER}$  impacts the noise ingression in the cable.



Figure 8-7 shows the simplified circuit determining Z<sub>DRIVER</sub>. It is specified such that noise at the receiver is bounded.




Figure 8-7. ZDRIVER Circuit

#### 8.3.1.5 USB-PD BMC Receiver

The receiver block of the TPS65992SBG receives a signal that follows the allowed Rx masks defined in the USB PD specification. The receive thresholds and hysteresis come from this mask.

Figure 8-8 shows an example of a multi-drop USB-PD connection (only the CC wire). This connection has the typical Sink (device) to Source (host) connection, but also includes cable USB-PD Tx/Rx blocks. Only one system can be transmitting at a time. All other systems are Hi-Z (Z<sub>BMCRX</sub>). The USB-PD Specification also specifies the capacitance that can exist on the wire as well as a typical DC bias setting circuit for attach detection.




Figure 8-8. Example USB-PD Multi-Drop Configuration

#### 8.3.1.6 Squelch Receiver

The TPS65992SBG has a squelch receiver to monitor for the bus idle condition as defined by the USB PD specification.

## 8.3.2 Power Management

The TPS65992SBG power management block receives power and generates voltages to provide power to the TPS65992SBG internal circuitry. These generated power rails are LDO 3V3 and LDO 1V5. LDO 3V3 may also be used as a low power output for external EEPROM memory. The power supply path is shown in Figure 8-9.

SLVSGQ0 - NOVEMBER 2022




Figure 8-9. Power Supplies

The TPS65992SBG is powered from either VIN\_3V3, or VBUS. The normal power supply input is VIN\_3V3. When powering from VIN\_3V3, current flows from VIN\_3V3 to LDO\_3V3 to power the core 3.3-V circuitry and I/Os. A second LDO steps the voltage down from LDO\_3V3 to LDO\_1V5 to power the 1.5-V core digital circuitry. When VIN\_3V3 power is unavailable and power is available on VBUS it is referred to as the dead-battery startup condition. In a dead-battery startup condition, the TPS65992SBG opens the VIN\_3V3 switch until the host clears the dead-battery flag via I²C. Therefore, the TPS65992SBG is powered from the VBUS input with the higher voltage during the dead-battery startup condition and until the dead-battery flag is cleared. When powering from a VBUS input, the voltage on VBUS is stepped down through an LDO to LDO 3V3.

## 8.3.2.1 Power-On And Supervisory Functions

A power-on reset (POR) circuit monitors each supply. This POR allows active circuitry to turn on only when a good supply is present.

#### 8.3.2.2 VBUS LDO

The TPS65992SBG contains an internal high-voltage LDO which is capable of converting VBUS to 3.3 V for powering internal device circuitry. The VBUS LDO is only used when VIN\_3V3 is low (the dead-battery condition). The VBUS LDO is powered from VBUS.

#### 8.3.3 Power Paths

The TPS65992SBG has internal power paths: PP\_5V1 and PP\_CABLE1. Each power path is described in detail in this section.

## 8.3.3.1 Internal Sourcing Power Paths

Figure 8-10 shows the TPS65992SBG internal sourcing power paths. The TPS65992SBG features two internal 5-V sourcing power paths. The path from PP5V to VBUS is called PP\_5V. The path from PP5V to CCx is called PP\_CABLE. Each path contains current clamping protection, overvoltage protection, UVLO protection and temperature sensing circuitry. PP\_5V may conduct up to 3 A continuously, while PP\_CABLE may conduct up to 315 mA continuously. When disabled, the blocking FET protects the PP5V rail from high-voltage that may appear on VBUS.






Figure 8-10. Port Power Switches

#### 8.3.3.1.1 PP\_5V Current Clamping

The current through the internal PP\_5V path are current limited to I<sub>LIM5V</sub>. The I<sub>LIM5V</sub> value is configured by application firmware. When the current through the switch exceeds I<sub>LIM5V</sub>, the current limiting circuit activates within t<sub>iOS PP 5V</sub> and the path behaves as a constant current source. If the duration of the overcurrent event exceeds t<sub>ILIM</sub>, the PP\_5V switch is disabled.

#### 8.3.3.1.2 PP 5V Local Overtemperature Shut Down (OTSD)

When PP 5V clamps the current, the temperature of the switch will begin to increase. When the local temperature sensors of PP\_5V or PP\_CABLE detect that T<sub>J</sub>>T<sub>SD PP5V</sub> the PP\_5V switch is disabled and the affected port enters the USB Type-C ErrorRecovery state.

#### 8.3.3.1.3 PP\_5V Current Sense

The current from PP5V to VBUS is sensed through the switch and passed to the internal ADC.

### 8.3.3.1.4 PP\_5V OVP

The overvoltage protection level is automatically configured based on the expected maximum V<sub>BUS</sub> voltage, which depends upon the USB PD contract. When the voltage on a port's VBUS pin exceeds the configured value (V<sub>OVP4RCP</sub>) while PP\_5V is enabled, then PP\_5V is disabled within t<sub>PP\_5V</sub> ovp and the port enters into the Type-C ErrorRecovery state.

#### 8.3.3.1.5 PP\_5V UVLO

If the PP5V pin voltage falls below its undervoltage lock out threshold (V<sub>PP5V UVLO</sub>) while PP\_5V is enabled, then PP\_5V is disabled within t<sub>PP 5V uvlo</sub> and the port that had PP\_5V enabled enters into the Type-C ErrorRecovery state.

#### 8.3.3.1.6 PP\_5Vx Reverse Current Protection

If  $V_{VBUS}$  -  $V_{PP5V}$  >  $V_{PP 5V RCP}$ , then the PP\_5V path is automatically disabled within  $t_{PP 5V rcp}$ . If the RCP condition clears, then the PP 5V path is automatically enabled within t<sub>ON</sub>.

SLVSGQ0 - NOVEMBER 2022

#### 8.3.3.1.7 Fast Role Swap

The TPS65992SBG supports Fast Role Swap as defined by USB PD. The PP\_5V path has a fast turn-on mode that application firmware selectively enables to support Fast Role Swap. When enabled it is engaged when

 $V_{VBUS}$  -  $V_{PP5V}$  <  $V_{PP5V}$  and turns on the switch within  $t_{FRS}$  on.

## 8.3.3.1.8 PP\_CABLE Current Clamp

When enabled and providing VCONN power the TPS65992SBG PP\_CABLE power switch clamps the current to  $I_{VCON}$ . When the current through the PP\_CABLE switch exceeds  $I_{VCON}$ , the current clamping circuit activates within  $t_{iOS\ PP\ CABLE}$  and the switch behaves as a constant current source.

### 8.3.3.1.9 PP\_CABLE Local Overtemperature Shut Down (OTSD)

When PP\_CABLE clamps the current, the temperature of the switch will begin to increase. When the local temperature sensors of PP\_5V or PP\_CABLE detect that  $T_J > T_{SD\_PP5V}$  the PP\_CABLE switch is disabled and latched off within  $t_{PP\_CABLE}$  off. The port then enters the USB Type-C ErrorRecovery state.

## 8.3.3.1.10 PP\_CABLE UVLO

If the PP5V pin voltage falls below its undervoltage lock out threshold ( $V_{PP5V\_UVLO}$ ), then the PP\_CABLE switch is automatically disabled within  $t_{PP\ CABLE\ off}$ .

#### 8.3.3.2 PP EXT External Sink Path Control

The TPS65992SBG has two N-ch gate drivers designed to control a sinking path from VBUS to VSYS. The charge pump for these gate drivers requires VBUS to be above  $V_{VBUS\_UVLO}$ . Figure 8-11 shows a diagram of the sink path. When a sink path is enabled, the circuitry includes a slew rate control loop to ensure that external switches do not turn on too quickly (SS). The TPS65992SBG senses the VSYS and VBUS voltages to control the gate voltages to enable or disable the external FETs.

The sink-path control includes overvoltage protection (OVP), and reverse current protection (RCP). Adding resistance in series with a GATE pin of the TPS65992SBG and the gate pin of the N-ch MOSFET will slow down the turn off time when OVP or RCP occurs. Any such resistance should be minimized, and not allowed to exceed 3  $\Omega$ 

PP\_EXT

ON BING

PP\_EXT

ON BING

ON BI

Copyright © 2018, Texas Instruments Incorporated

Figure 8-11. Sink Path Control



The following figure shows the GATE\_VSYS gate driver in more detail.




Figure 8-12. Details of the GATE VSYS gate driver.

#### 8.3.3.2.1 Overvoltage Protection (OVP)

The application firmware enables the OVP and configures it based on the expected VBUS voltage. If the voltage on VBUS surpasses the configured threshold  $V_{OVP4VSYS} = V_{OVP4RCP}/r_{OVP}$ , then GATE\_VSYS is automatically disabled within t<sub>GATE\_VSYS\_FSD</sub> to protect the system. If the voltage on VBUS surpasses the configured threshold V<sub>OVP4RCP</sub> then GATE\_VBŪS is automatically disabled within t<sub>GATE VBUS OVP</sub>. When V<sub>VBUS</sub> falls below V<sub>OVP4RCP</sub> - V<sub>OVP4RCPH</sub> GATE\_VBUS is automatically re-enabled within t<sub>GATE\_VBUS\_ON</sub> since the OVP condition has cleared. This allows two sinking power paths to be enabled simultaneously and GATE VBUS will be disabled when necessary to ensure that V<sub>VBUS</sub> remains below V<sub>OVP4RCP</sub>.

While the TPS65992SBG is in the BOOT mode in a dead-battery scenario (that is VIN 3V3 is low) it handles an OVP condition slightly differently. As long as the OVP condition is present GATE VBUS and GATE VSYS are disabled. Once the OVP condition clears, both GATE VBUS and GATE VSYS are re-enabled (unless ADCINx are configured in SafeMode). Since this is a dead-battery condition, the TPS65992SBG will be drawing approximately I<sub>VIN 3V3.ActSnk</sub> from VBUS during this time to help discharge it.




Figure 8-13. Diagram for OVP Comparators

#### 8.3.3.2.2 Reverse-Current Protection (RCP)

The VSYS gate control circuit monitors the VSYS and VBUS voltages and detects reverse current when the  $V_{VSYS}$  surpasses  $V_{VBUS}$  by more than  $V_{RCP}$ . When the reverse current condition is detected, GATE\_VBUS is disabled within  $t_{GATE\_VBUS\_RCP}$ . When the reverse current condition is cleared, GATE\_VBUS is re-enabled within  $t_{GATE\_VBUS\_ON}$ . This limits the amount of reverse current that may flow from VSYS to VBUS through the external N-ch MOSFETs.

In reverse current protection mode, the power switch controlled by GATE\_VBUS is allowed to behave resistively until the current reaches  $V_{RCP}/R_{ON}$  and then blocks reverse current from VSYS to VBUS , where  $R_{ON}$  is the resistance of the external back-to-back N-ch MOSFET. Figure 8-14 shows the behavior of the switch.




Figure 8-14. Switch I-V Curve for RCP on Sink-path Switches.

#### 8.3.3.2.3 VBUS UVLO

The TPS65992SBG monitors VBUS voltage and detects when it falls below  $V_{VBUS\_UVLO}$ . When the UVLO condition is detected, GATE\_VBUS is disabled within  $t_{GATE\_VBUS\_RCP}$ . When the UVLO condition is cleared, GATE\_VBUS is re-enabled within  $t_{GATE\_VBUS\_ON}$ .

#### 8.3.3.2.4 Discharging VBUS to Safe Voltage

The TPS65992SBG has an integrated active pull-down ( $I_{DSCH}$ ) on VBUS for discharging from high voltage to VSAFE0V (0.8 V). This discharge is applied when it is in an Unattached Type-C state.

#### 8.3.4 Cable Plug and Orientation Detection

Figure 8-15 shows the plug and orientation detection block at each CCy pin (CC1, CC2). Each pin has identical detection circuitry.






Figure 8-15. Plug and Orientation Detection Block

## 8.3.4.1 Configured as a Source

When configured as a source, the TPS65992SBG detects when a cable or a Sink is attached using the CC1 and CC2 pins. When in a disconnected state, the TPS65992SBG monitors the voltages on these pins to determine what, if anything, is connected. See *USB Type-C Specification* for more information.

Table 8-1 shows the Cable Detect States for a Source.

Table 8-1. Cable Detect States for a Source

CC1	CC2	CONNECTION STATE	RESULTING ACTION
Open	Open	Nothing attached	Continue monitoring both CCy pins for attach. Power is not applied to VBUS or VCONN.
Rd	Open	Sink attached	Monitor CC1 for detach. Power is applied to VBUS but not to VCONN (CC2).
Open	Rd	Sink attached	Monitor CC2 for detach. Power is applied to VBUS but not to VCONN (CC1).
Ra	Open	Powered Cable-No UFP attached	Monitor CC2 for a Sink attach and CC1 for cable detach. Power is not applied to VBUS or VCONN (CC1).
Open	Ra	Powered Cable-No UFP attached	Monitor CC1 for a Sink attach and CC2 for cable detach. Power is not applied to VBUS or VCONN (CC1).
Ra	Rd	Powered Cable-UFP Attached	Provide power on VBUS and VCONN (CC1) then monitor CC2 for a Sink detach. CC1 is not monitored for a detach.
Rd	Ra	Powered Cable-UFP attached	Provide power on VBUS and VCONN (CC2) then monitor CC1 for a Sink detach. CC2 is not monitored for a detach.
Rd	Rd	Debug Accessory Mode attached	Sense either CCy pin for detach.
Ra	Ra	Audio Adapter Accessory Mode attached	Sense either CCy pin for detach.

When a TPS65992SBG port is configured as a Source, a current  $I_{RpDef}$  is driven out each CCy pin and each pin is monitored for different states. When a Sink is attached to the pin a pull-down resistance of Rd to GND

SLVSGQ0 - NOVEMBER 2022

exists. The current  $I_{RpDef}$  is then forced across the resistance Rd generating a voltage at the CCy pin. The TPS65992SBG applies  $I_{RpDef}$  until it closes the switch from PP5V to VBUS, at which time application firmware may change to  $I_{Rp1.5A}$  or  $I_{Rp3.0A}$ .

When the CCy pin is connected to an active cable VCONN input, the pull-down resistance is different (Ra). In this case the voltage on the CCy pin will be lower and the TPS65992SBG recognizes it as an active cable.

The voltage on CCy is monitored to detect a disconnection depending upon which Rp current source is active. When a connection has been recognized and the voltage on CCy subsequently rises above the disconnect threshold for t<sub>CC</sub>, the system registers a disconnection.

### 8.3.4.2 Configured as a Sink

When a TPS65992SBG port is configured as a Sink, the TPS65992SBG presents a pull-down resistance  $R_{SNK}$  on each CCy pin and waits for a Source to attach and pull-up the voltage on the pin. The Sink detects an attachment by the presence of VBUS. The Sink determines the advertised current from the Source based on the voltage on the CCy pin.

#### 8.3.4.3 Configured as a DRP

When a TPS65992SBG port is configured as a DRP, the TPS65992SBG alternates the port's CCy pins between the pull-down resistance,  $R_{SNK}$ , and pull-up current source,  $I_{Rp}$ .

#### 8.3.4.4 Fast Role Swap Signal Detection

The TPS65992SBG cable plug block contains additional circuitry that may be used to support the Fast Role Swap (FRS) behavior defined in the *USB Power Delivery Specification*. The circuitry provided for this functionality is detailed in Figure 8-16.




Figure 8-16. Fast Role Swap Detection and Signaling

When a TPS65992SBG port is operating as a sink with FRS enabled, the TPS65992SBG monitors the CC pin voltage. If the CC voltage falls below  $V_{FRS}$  for  $t_{FRS\_DET}$  a fast role swap signal is detected and indicated to the digital core. When this signal is detected the TPS65992SBG ceases operating as a sink (disables GATE\_VSYS and GATE\_VBUS) and begins operating as a source.

## 8.3.4.5 Dead Battery Advertisement

The TPS65992SBG supports booting from no-battery or dead-battery conditions by receiving power from VBUS. Type-C USB ports require a sink to present Rd on the CC pin before a USB Type-C source provides a voltage on VBUS. TPS65992SBG hardware is configured to present this Rd during a dead-battery or no-battery condition. Additional circuitry provides a mechanism to turn off this Rd once the device no longer requires power from VBUS.

## 8.3.5 Overvoltage Protection (CC1, CC2)

The TPS65992SBG detects when the voltage on the CC1 or CC2 pin is too high or there is reverse current into the PP5V pin and takes action to protect the system. The protective action is to disable PP\_CABLE within  $t_{PP\ CABLE\ FSD}$  and disable the USB PD transmitter.




Figure 8-17. Overvoltage and Reverse Current Protection for CC1 and CC2

### 8.3.6 Default Behavior Configuration (ADCIN1, ADCIN2)

Note

This functionality is firmware controlled and subject to change.

The ADCINx inputs to the internal ADC control the behavior of the TPS65992SBG in response to VBUS being supplied when VIN\_3V3 is low (that is the dead-battery scenario). The ADCINx pins must be externally tied to the LDO\_3V3 pin via a resistive divider as shown in the following figure. At power-up the ADC converts the ADCINx voltage and the digital core uses these two values to determine start-up behavior. The available start-up configurations include options for I<sup>2</sup>C slave address of I2C\_EC\_SCL/SDA, sink path control in dead-battery, and default configuration.




Figure 8-18. ADCINx Resistor Divider

SLVSGQ0 - NOVEMBER 2022

The device behavior is determined in several ways depending upon the decoded value of the ADCIN1 and ADCIN2 pins. The following table shows the decoded values for different resistor divider ratios. See *Pin Strapping to Configure Default Behavior* for details on how the ADCINx configurations determine default device behavior. See *I*<sup>2</sup>*C Address Setting* for details on how ADCINx decoded values affects default *I*<sup>2</sup>*C* slave address.

DIV	= R <sub>DOWN</sub> / (R <sub>UP</sub> + R <sub>DOW</sub>	vn) <sup>(1)</sup>	Without using R <sub>UP</sub>	ADCINx decoded value
MIN	Target	MAX	or R <sub>DOWN</sub>	ADOINA decoded value
0	0.0114	0.0228	tie to GND	0
0.0229	0.0475	0.0722	N/A	1
0.0723	0.1074	0.1425	N/A	2
0.1425	0.1899	0.2372	N/A	3
0.2373	0.3022	0.3671	N/A	4
0.3672	0.5368	0.7064	tie to LDO_1V5	5
0.7065	0.8062	0.9060	N/A	6
0.9061	0.9530	1.0	tie to LDO_3V3	7

<sup>(1)</sup> External resistor tolerance of 1% is recommended. Resistor values must be chosen to yield a DIV value centered nominally between listed MIN and MAX values. For convenience, the Target column shows this value.

#### 8.3.7 ADC

The TPS65992SBG ADC is shown in Figure 8-19. The ADC is an 8-bit successive approximation ADC. The input to the ADC is an analog input mux that supports multiple inputs from various voltages and currents in the device. The output from the ADC is available to be read and used by application firmware.




Figure 8-19. SAR ADC

#### 8.3.8 BC 1.2 (USB\_P, USB\_N)

The TPS65992SBG supports BC 1.2 as a Portable Device or Downstream Port using the hardware shown in the following figure.




Figure 8-20. BC1.2 Hardware Components

### 8.3.9 DisplayPort Hot-Plug Detect (HPD)

The TPS65992SBG supports the DisplayPort alternate mode as a DP source or DP sink. It is recommended to use the virtual HPD functionality through I<sup>2</sup>C. However, the TPS65992SBG also supports the HPD converter functions on GPIO pins (See Table 8-4). The core will translate PD messaging events onto the HPD pin(HPD Tx), or detect HPD events and translate them into PD messaging (HPD Rx).




Figure 8-21. Illustration of how a PD-to-HPD Converter Passes the HPD Signal Along in a DisplayPort System

SLVSGQ0 - NOVEMBER 2022

#### 8.3.10 Digital Interfaces

The TPS65992SBG contains several different digital interfaces which may be used for communicating with other devices. The available interfaces include two I<sup>2</sup>C Slaves and one I<sup>2</sup>C Master, and additional GPIOs.

#### 8.3.10.1 Battery Charging Control (CTL)

The system can control the mode of the BC 1.2 charging used. The TPS65992SBG will implement the Dedicated Charging Port (DCP) mode or the Charging Data Port (CDP) mode.

Table 8-3. BC 1.2 Mode Control (CTL)

CTL pin state	ADCIN2[0] Decoded Value	BC 1.2 Charging Mode
Low	0 or 1	CDP
High	0	DCP
High	1	DCP Auto Mode1

#### 8.3.10.2 Debug Accessory Detection ( DEBUG)

If the TPS65992SBG detects the attachment of a Type-C debug accessory (Rd, Rd), then it will assert the DEBUG pin low. Otherwise this pin is Hi-Z.

#### 8.3.10.3 Disable the Port (EN)

The system may force the TPS65992SBG to disable the port by forcing the EN pin low. This forces the TPS65992SBG into the Type-C Error Recovery state. Note that the TPS65992SBG has an internal pull-down on this pin (GPIO\_RPD).

#### 8.3.10.4 General GPIO

GPIOn pins can be mapped to USB Type-C, USB PD, and application-specific events to control other ICs, interrupt a host processor, or receive input from another IC. This buffer is configurable to be a push-pull output, a weak push-pull, or open drain output. When configured as an input, the signal can be a de-glitched digital input or an analog input to the ADC (only a subset of the GPIO's are ADC inputs see table below). The push-pull output is a simple CMOS output with independent pull-down control allowing open-drain connections. The weak push-pull is also a CMOS output, but with GPIO\_RPU resistance in series with the drain. The supply voltage to the output buffer is LDO\_3V3 and LDO\_1V5 to the input buffer. When interfacing with non 3.3-V I/O devices the output buffer may be configured as an open drain output and an external pull-up resistor attached to the GPIO pin. The pull-up and pull-down output drivers are independently controlled from the input and are enabled or disabled via application code in the digital core.

**Table 8-4. GPIO Functionality Table** 

Table 1 and		
Pin Name	Туре	Special Functionality
GPIO0	I/O	ADC Input,
GPIO1	I/O	HPD_Tx
GPIO2	I/O	PROCHOT#, ADC Input,
GPIO3	I/O	HPD_Rx
GPIO4	I/O	ADC Input, D+,
GPIO5	I/O	ADC Input, D-,
GPIO6	I/O	
GPIO7	I/O	
I2C_EC_IRQ(GPIO10)	0	IRQ for I2C_EC, or used as a general-purpose output
Ī2C2s_IRQ(GPIO11)	0	IRQ for I2C2, or used as a general-purpose output
I2C3m_IRQ(GPIO12)	I	IRQ for I2C3, or used as a general-purpose input

#### 8.3.10.5 I<sup>2</sup>C Interface

The TPS65992SBG features three I<sup>2</sup>C interfaces that each use an I<sup>2</sup>C I/O driver like the one shown in Figure 8-22. This I/O consists of an open-drain output and in input comparator with de-glitching.




Figure 8-22. I<sup>2</sup>C Buffer

## 8.3.11 Digital Core

Figure 8-23 shows a simplified block diagram of the digital core.




Figure 8-23. Digital Core Block Diagram

### 8.3.12 I<sup>2</sup>C Interface

The TPS65992SBG has two  $I^2C$  slave interface ports:  $I2C\_EC$  and I2C2s.  $I^2C$  port  $I2C\_EC$  is comprised of the  $I2C\_EC\_SDA$ ,  $I2C\_EC\_SCL$ , and  $\overline{I2C\_EC\_IRQ}$  pins.  $I^2C$  I2C2s is comprised of the  $I2C2s\_SDA$ ,  $I2C2s\_SDA$ ,  $I2C2s\_SCL$ , and  $\overline{I2C2s\_IRQ}$  pins. These interfaces provide general status information about the TPS65992SBG, as well as

SLVSGQ0 - NOVEMBER 2022

the ability to control the TPS65992SBG behavior, supporting communications to/from a connected device and/or cable supporting BMC USB-PD, and providing information about connections detected at the USB-C receptacle.

When the TPS65992SBG is in 'APP' mode it is recommended to use Standard Mode or Fast Mode (that is a clock speed no higher than 400 kHz). However, in the 'BOOT' mode when a patch bundle is loaded Fast Mode Plus may be used (see  $f_{SCLS}$ ).

The TPS65992SBG has one I<sup>2</sup>C master interface port: I2C3m. I2C3m is comprised of the I2C3m\_SDA, I2C3m\_SCL, and I2C3m\_IRQ1 pins. This interface can be used to read from or write to external slave devices. During boot the TPS65992SBG attempts to read patch and Application Configuration data from an external EEPROM with a 7-bit slave address of 0x50. The EEPROM should be at least kilo-bytes.

<b>Table</b>	8-5.	I <sup>2</sup> C	<b>Summary</b>
--------------	------	------------------	----------------

I2C Bus	Type	Typical Usage
I2C_EC	Slave	Connect to an Embedded Controller (EC). Used to load the patch and application configuration.
I2C2s	Slave	Connect to a TBT controller or second master.
I2C3m		Connect to a TBT retimer, USB Type-C mux, I <sup>2</sup> C EEPROM, or other slave. Use the LDO_3V3 pin as the pull-up voltage. Multi-master configuration is not supported.

#### 8.3.12.1 I<sup>2</sup>C Interface Description

The TPS65992SBG supports Standard and Fast mode I<sup>2</sup>C interfaces. The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a supply through a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

A master sending a Start condition, a high-to-low transition on the SDA input and output, while the SCL input is high initiates I<sup>2</sup>C communication. After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period as changes in the data line at this time are interpreted as control commands (Start or Stop). The master sends a Stop condition, a low-to-high transition on the SDA input and output while the SCL input is high.

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. The master receiver holding the SDA line high does this. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.

Figure 8-24 shows the start and stop conditions of the transfer. Figure 8-25 shows the SDA and SCL signals for transferring a bit. Figure 8-26 shows a data transfer sequence with the ACK or NACK at the last clock pulse.




Figure 8-24. I<sup>2</sup>C Definition of Start and Stop Conditions




Figure 8-25. I<sup>2</sup>C Bit Transfer




Figure 8-26. I<sup>2</sup>C Acknowledgment

### 8.3.12.2 I<sup>2</sup>C Clock Stretching

The TPS65992SBG features clock stretching for the  $I^2C$  protocol. The TPS65992SBG slave  $I^2C$  port may hold the clock line (SCL) low after receiving (or sending) a byte, indicating that it is not yet ready to process more data. The master communicating with the slave must not finish the transmission of the current bit and must wait until the clock line actually goes high. When the slave is clock stretching, the clock line remains low.

The master must wait until it observes the clock line transitioning high plus an additional minimum time (4  $\mu$ s for standard 100-kbps I<sup>2</sup>C) before pulling the clock low again.

Any clock pulse may be stretched but typically it is the interval before or after the acknowledgment bit.

## 8.3.12.3 I<sup>2</sup>C Address Setting

The host should only use I2C\_EC\_SCL/SDA for loading a patch bundle. Once the boot process is complete, each port has a unique slave address on the I2C\_EC\_SCL/SDA bus as selected by the ADCINx pins. The slave address used by each port on the I2C2s bus are determined from the application configuration. The Port A slave address should be used for pushing the patch bundle since the Port B slave address is not available during the BOOT mode.

Table 8-6. I<sup>2</sup>C Default Slave Address for I2C\_EC\_SCL/SDA.

I <sup>2</sup> C address index		Available During							
(decoded from ADCIN1 and ADCIN2) <sup>(1)</sup>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	BOOT
#1	0	1	0	0	0	0	0	R/W	Yes
#2	0	1	0	0	0	0	1	R/W	Yes
#3	0	1	0	0	0	1	0	R/W	Yes
#4	0	1	0	0	0	1	1	R/W	Yes

(1) See Table 8-2 details about ADCIN1 and ADCIN2 decoding.

SLVSGQ0 - NOVEMBER 2022

#### 8.3.12.4 I<sup>2</sup>C2s Address Setting during BOOT/PTCH

During BOOT/PTCH the slave address is set by the  $I^2C$  address index (decoded from ADCIN1 and ADCIN2) When in APP, the slave address used by each port on the  $I^2C^2$  bus are determined from the application configuration.

Table 8-7. I<sup>2</sup>C Default Slave Address for I2C2s\_SCL/SDA during BOOT/PTCH

I <sup>2</sup> C address index (decoded from ADCIN1 and ADCIN2) <sup>(1)</sup>	I <sup>2</sup> C2s Address
#1	0x38
#2	0x48
#3	0x48
#4	0x48

### 8.3.12.5 Unique Address Interface

The Unique Address Interface allows for complex interaction between an  $I^2C$  master and a single TPS65992SBG. The  $I^2C$  Slave sub-address is used to receive or respond to Host Interface protocol commands. Figure 8-27 and Figure 8-28 show the write and read protocol for the  $I^2C$  slave interface, and a key is included in Figure 8-29 to explain the terminology used. The key to the protocol diagrams is in the SMBus Specification and is repeated here in part.




Figure 8-28. I<sup>2</sup>C Unique Address Read Register Protocol






Figure 8-29. I<sup>2</sup>C Read/Write Protocol Key

SLVSGQ0 - NOVEMBER 2022

#### 8.4 Device Functional Modes

#### 8.4.1 Pin Strapping to Configure Default Behavior

During the boot procedure, the device will read the ADCINx pins and set the configurations based on the table below. Then it will attempt to load a configuration from an external EEPROM on the I2C3m bus. If no EEPROM is detected, then the device will wait for an EC to load a configuration.

When an external EEPROM is used, each device is connected to a unique EEPROM, it cannot be shared for multiple devices. The external EEPROM shall be at 7-bit slave address 0x50.

Table 8-8. Device Configuration using ADCIN1 and ADCIN2

ADCIN1 decoded value (2)	ADCIN2 decoded value (2)	I <sup>2</sup> C address Index <sup>(1)</sup>	Dead Battery Configuration
7	5	#1	
5	5	#2	AlwaysEnableSink: The device always enables the sink path
2	0	#3	regardless of the amount of current the attached source is offering. USB PD is disabled until configuration is loaded.
1	7	#4	
7	4	#1	
4	4	#2	SinkRequires_3.0A: The device only enables the sink path if the
3	0	#3	attached source is offering at least 3.0A. USB PD is disabled until configuration is loaded.
2	7	#4	
7	6	#1	
6	6	#2	SinkRequires_1.5A: The device only enables the sink path if the
6	5	#3	attached source is offering at least 1.5A. USB PD is disabled until configuration is loaded.
6	7	#4	
7	3	#1	NegotiateHighVoltage: The device always enables the sink path
3	3	#2	during the initial implicit contract regardless of the amount of current the attached source is offering. The PD controller will
4	0	#3	enter the 'APP ' mode, enable USB PD PHY and negotiate a
3	7	#4	contract for the highest power contract that is offered up to 20 V. This cannot be used when a patch is loaded from EEPROM.
7	0	#1	SafeMode: The device does not enable the sink path. USB
0	0	#2	PD is disabled until configuration is loaded. Note that the
6	0	#3	configuration could put the device into a source-only mode.  This is recommended when the application loads the patch from
5	7	#4	EEPROM.

<sup>(1)</sup> See Table 8-6 to see the exact meaning of I<sup>2</sup>C Address Index.

#### 8.4.2 Power States

The TPS65992SBG may operate in one of three different power states: Active, Idle, or Sleep. The Modern Standby mode is a special case of the Idle mode. The functionality available in each state is summarized in the following table. The device will automatically transition between the three power states based on the circuits that are active and required, see the following figure. In the Sleep State the TPS65992SBG will detect a Type-C connection. Transitioning between the Active mode to the Idle mode requires a period of time (T) without any of the following activity:

- · Incoming USB PD message.
- Change in CC status.
- GPIO input event.
- I<sup>2</sup>C transactions.
- Voltage alert.
- · Fault alert.

<sup>(2)</sup> See Table 8-2 for how to configure a given ADCINx decoded value.




Figure 8-30. Flow Diagram For Power States

**Table 8-9. Power Consumption States** 

	Active Source Mode <sup>(1)</sup>	Active Sink Mode <sup>(6)</sup>	Idle Source Mode <sup>(2)</sup>	Idle Sink Mode <sup>(7)</sup>	Modern Standby Source Mode <sup>(4)</sup>	Modern Standby Sink Mode <sup>(5)</sup>	Sleep Mode <sup>(3)</sup>
PP_5V	enabled	disabled	enabled	disabled	enabled	disabled	disabled
PP_EXT	disabled	enabled	disabled	enabled	disabled	disabled	disabled
PP_CABLE	enabled	enabled	enabled	enabled	disabled	disabled	disabled
external CC1 termination	Rd	Rp 3.0A	Rd	Rp 3.0A	Rd	Rp 3.0A	open
external CC2 termination	open	open	open	open	open	open	open

- (1) This mode is used for: I<sub>VIN 3V3,ActSrc</sub>.
- (2) This mode is used for: I<sub>VIN\_3V3,IdlSrc</sub>
- (3) This mode is used for: I<sub>VIN\_3V3,Sleep</sub>
- (4) This mode is used for: P<sub>MstbySrc</sub>
- (5) This mode is used for: P<sub>MstbySnk</sub>
- (6) This mode is used for: I<sub>VIN\_3V3,ActSnk</sub>
- (7) This mode is used for: I<sub>VIN\_3V3,IdISnk</sub>

### 8.4.3 Schottky for Current Surge Protection

To prevent the possibility of large ground currents into the TPS65992SBG during sudden disconnects due to inductive effects in a cable, it is recommended that a Schottky diode be placed from VBUS to ground as shown in Figure 8-31.




Figure 8-31. Schottky for Current Surge Protection



SLVSGQ0 - NOVEMBER 2022

#### 8.4.4 Thermal Shutdown

The TPS65992SBG features a central thermal shutdown as well as independent thermal sensors for each internal power path. The central thermal shutdown monitors the overall temperature of the die and disables all functions except for supervisory circuitry when die temperature goes above a rising temperature of  $T_{SD\_MAIN}$ . The temperature shutdown has a hysteresis of  $T_{SDH\_MAIN}$  and when the temperature falls back below this value, the device resumes normal operation.

The power path thermal shutdown monitors the temperature of each internal PP5V-to-VBUS power path and disables both power paths and the VCONN power path when either exceeds  $T_{SD\_PP5V}$ . Once the temperature falls by at least  $T_{SDH\_PP5V}$  the path can be configured to resume operation or remain disabled until re-enabled by firmware.



# 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.2 Typical Application

### 9.2.1 Design Requirements - Extended Power Range

The table below shows the Power Design parameters for the USB4 device application. For the UFP port 28V, 36V, and 48 V, Extended Power Range (EPR) is supported.

Table 9-1. Power Design Parameters

POWER DESIGN PARAMETER	VALUE	CURRENT PATH
UFP Source Port A	5 V/9 V/15 V/20 V/ <b>28 V/36 V/48 V</b> @ 5 A	Host Charging VBUS
DFP Source Port B/C/D	5 V @ 9 A (3 A per port)	DFP VBUS
VCONN Port A/B/C/D	5V @ 2 A (500 mA per port)	VCONN Source
VIN_3V3 PD Controller & DMC	3.3 V @ 100 mA (50 mA per device)	PD Controller & DMC Power

#### 9.2.2 Design Requirements - Supported Data Modes

USB4 Hub controllers may vary on the data supported on the UFP and DFP ports. In this specific example the USB4 Hub Controller supports USB3, DisplayPort, Thunderbolt, and USB4 on the UFP port. The DFP ports will also support these modes when connected to other Type-C & PD devices.

Table 9-2. Supported Data Modes

MODE OF OPERATION	DATA	DATA ROLE			
USB Data	USB3.1 Gen2	UFP: Device, DFP: Host			
DisplayPort	DP Video	UFP: UFP_D, DFP: DFP_D			
Thunderbolt	PCIe/DP Video	UFP: Host/Device, DFP: Host			
USB4	Tunneled USB3/PCle/DP	UFP: Device, DFP: Host			

#### 9.2.3 Detailed Design Procedure

#### 9.2.3.1 Extended Power Range VBUS PMOS Protection & Sense

For an EPR source application, the VBUS pin of the PD controller must be protected from the EPR voltages. In order to protect VBUS pin on the PD controller and sense the VBUS voltage at EPR voltage ranges, two circuits should be implemented. The VBUS blocking MOSFET circuit will protect the VBUS pin on the PD controller and VBUS sensing BJT circuit will provide a divided voltage within the voltage tolerance of the PD controller. The VBUS sensing is achieved with NPN BJT Q3 with a voltage divider, resistors R1 and R2, and NMOS Q4 to disable/enable the R1 and R2 divider. When VBUS is operating in the SPR range Q4 is open where the VBUS\_Divider GPIO is being driven low. When VBUS is operating in the EPR range Q4 is closed where the VBUS\_Divider GPIO is being driven high. For the VBUS blocking PMOS Q1 implementation the gate is driven by a voltage divider R3 and R4 with the Q2 NMOS. The gate drive voltage divider is controlled by the inverted VBUS\_Divider GPIO (nVBUS\_Divider) on Q2. When VBUS is operating in the SPR range Q2 is closed where the nVBUS\_Divider is being driven high. When VBUS is operating in the EPR range Q2 is open where the nVBUS\_Divider is being driven high. When VBUS is operating in the EPR range Q2 is open where the nVBUS\_Divider is being driven low. The voltage divider R3 and R4 must be set to properly drive the PMOS Q1 gate at 5 V. To ensure that the PMOS Q1 gate is not damaged a Zener Diode D1 is used to clamp the gate voltage within the PMOS Q1 Gate Absolute Maximum Vgs. Since the EPR power path is providing all voltages on VBUS the PMOS Q1 must not be a high current capable but it must be able to tolerate the EPR voltage

range. To further protect the VBUS pin on the PD controller a TVS Diode D2 is recommended to absorb any transients above the PD controller's VBUS voltage range.




Figure 9-1. Source VBUS PMOS Protection & Sense




Figure 9-2. Source VBUS PMOS Protection & Sense - SPR




Figure 9-3. Source VBUS PMOS Protection & Sense - EPR

#### 9.2.3.2 Extended Power Range VBUS PMOS Protection & Sense - DRP/Sink

For an EPR Dual Role Power and Sink applications that support dead battery, the VBUS pin of the PD controller must be protected from the EPR voltages but must be able to provide power to the PD Controller. In order to protect VBUS pin on the PD controller and sense the VBUS voltage at EPR voltage ranges, two circuits should be implemented. The VBUS blocking MOSFET circuit will protect the VBUS pin on the PD controller and VBUS sensing BJT circuit will provide a divided voltage within the voltage tolerance of the PD controller. The VBUS sensing is achieved with NPN BJT Q3 with a voltage divider, resistors R1 and R2, and NMOS Q4 to disable/enable the R1 and R2 divider. When VBUS is operating in the SPR range Q4 is open where the VBUS Divider GPIO is being driven low. When VBUS is operating in the EPR range Q4 is closed where the VBUS\_Divider GPIO is being driven high. For the VBUS blocking PMOS Q1 implementation the gate is driven by a voltage divider R3 and R4 with the Q2 NMOS. In order to drive the gate of NMOS Q2 in dead battery an additional circuit is needed. A voltage divider from VBUS R5 and R6 is used provide the gate voltage to Q2. The R5 and R6 voltage divider will be forced low through NMOS Q5 in an open drain configuration. The Q5 gate is controlled by the VBUS Divider GPIO with a pull down R7 to ensure the Q5 gate does not float. The gate drive for Q2 is controlled by the VBUS Divider GPIO when the PD controller powers up. When VBUS is operating in the SPR range Q2 is open where the VBUS\_Divider is being driven low. When VBUS is operating in the EPR range Q2 is closed where the VBUS Divider is being driven high. To ensure Q2's Gate Absolute Maximum Vgs is not violated, D3 Zener is used to clamp the gate voltage. The voltage divider R3 and R4 must be set to properly drive the PMOS Q1 gate at 5 V. To ensure that the PMOS Q1 gate is not damaged a Zener Diode D1 is used to clamp the gate voltage within the PMOS Q1 Gate Absolute Maximum Vgs. In an EPR sink only system, the PMOS Q1 must not be a high current capable but it must be able to tolerate the EPR voltage range. In an EPR DRP system where 5 V is provided by the PD controller's power path, PMOS Q1 must be a high current capable and must be able to tolerate the EPR voltage range. In an EPR DRP system, where VBUS is provided externally from the PD controller, the PMOS Q1 must not be a high current capable but it must be able to tolerate the EPR voltage range. To further protect the VBUS pin on the PD controller a TVS Diode D2 is recommended to absorb any transients above the PD controller's VBUS voltage range.






Figure 9-4. DRP & Sink VBUS PMOS Protection & Sense




Figure 9-5. DRP & Sink VBUS PMOS Protection & Sense - SPR






Figure 9-6. DRP & Sink VBUS PMOS Protection & Sense - EPR

#### 9.2.3.3 Extended Power Range VBUS NMOS Protection & Sense

For an EPR source application, the VBUS pin of the PD controller must be protected from the EPR voltages.In order to protect VBUS pin on the PD controller and sense the VBUS voltage at EPR voltage ranges, two circuits should be implemented. The VBUS blocking MOSFET circuit will protect the VBUS pin on the PD controller and VBUS sensing BJT circuit will provide a divided voltage within the voltage tolerance of the PD controller. The VBUS sensing is achieved with NPN BJT Q3 with a voltage divider, resistors R1 and R2, and NMOS Q4 to disable/enable the R1 and R2 divider. When VBUS is operating in the SPR range Q4 is open where the VBUS Divider GPIO is being driven low. When VBUS is operating in the EPR range Q4 is closed where the VBUS Divider GPIO is being driven high. For the VBUS blocking NMOS Q1 implementation the gate is driven by Gate Driver Voltage with a series resistor R3 where the Gate Driver Voltage is controlled by a GPIO. When VBUS is operating in the SPR range Q1 is closed where the Gate Driver Voltage is enabled. When VBUS is operating in the EPR range Q2 is open where the Gate Driver Voltage is disabled. The Gate Driver Voltage must be sufficient enough to drive the gate of Q1 in the SPR range. Since the EPR power path is providing all voltages on VBUS the NMOS Q1 must not be a high current capable but it must be able to tolerate the EPR voltage range. To further protect the VBUS pin on the PD controller a TVS Diode D2 is recommended to absorb any transients above the PD controller's VBUS voltage range.






Figure 9-7. Source VBUS NMOS Protection & Sense




Figure 9-8. Source VBUS NMOS Protection & Sense - SPR






Figure 9-9. Source VBUS NMOS Protection & Sense - EPR

#### 9.2.3.4 Extended Power Range VBUS NMOS Protection & Sense - DRP/Sink

For an EPR Dual Role Power and Sink applications that support dead battery, the VBUS pin of the PD controller must be protected from the EPR voltages but must be able to provide power to the PD Controller. In order to protect VBUS pin on the PD controller and sense the VBUS voltage at EPR voltage ranges, two circuits should be implemented. The VBUS blocking MOSFET circuit will protect the VBUS pin on the PD controller and VBUS sensing BJT circuit will provide a divided voltage within the voltage tolerance of the PD controller. The VBUS sensing is achieved with NPN BJT Q3 with a voltage divider, resistors R1 and R2, and NMOS Q4 to disable/ enable the R1 and R2 divider. When VBUS is operating in the SPR range Q4 is open where the VBUS Divider GPIO is being driven low. When VBUS is operating in the EPR range Q4 is closed where the VBUS Divider GPIO is being driven high. For the VBUS blocking NMOS Q1 implementation, the gate is driven by Gate Driver Voltage powered from VBUS with a series resistor R3 where the Gate Driver Voltage is controlled by a GPIO. The Gate Driver Voltage is generated from VBUS to provide the NMOS Q1 gate voltage in dead battery. When VBUS is operating in the SPR range Q1 is closed where the Gate Driver Voltage is enabled. When VBUS is operating in the EPR range Q2 is open where the Gate Driver Voltage is disabled. The Gate Driver Voltage must be sufficient enough to drive the gate of Q1 in the SPR range. In an EPR sink only system, the NMOS Q1 must not be a high current capable but it must be able to tolerate the EPR voltage range. In an EPR DRP system where 5 V is provided by the PD controller's power path, NMOS Q1 must be a high current capable and must be able to tolerate the EPR voltage range. In an EPR DRP system, where VBUS is provided externally from the PD controller, the NMOS Q1 must not be a high current capable but it must be able to tolerate the EPR voltage range. To further protect the VBUS pin on the PD controller a TVS Diode D2 is recommended to absorb any transients above the PD controller's VBUS voltage range.






Figure 9-10. DRP & Sink VBUS NMOS Protection & Sense




Figure 9-11. DRP & Sink VBUS PMOS Protection & Sense - SPR




Figure 9-12. DRP & Sink VBUS PMOS Protection & Sense - EPR

#### 9.2.3.5 Extended Power Range CC & SBU Protection

The SBU and CC pins are located next to the VBUS pins and are suspeptible to short to VBUS conditions when VBUS can be up to 48 V in EPR. To protect the PD controller and the system from a short to VBUS condition a blocking NMOS is used for each CC1/2 (Q1 & Q2) and SBU1/2 (Q3 & Q4). For CC1/2, the threshold must be set to allow for VCONN and minimize the impact of the NMOS Rdson. For SBU1/2, the threshold must be allowed to pass through AUX\_P/N and SBTX/RX which is lower voltage than CC1/2. This requires two NMOS gate driver voltages needed to properly set the protection thresholds. To achieve this, a Gate Drive Supply is used with two voltage dividers to set the Vgs for the CC1/2 (R1||R2) and SBU1/2 (R3||R4) blocking NMOS gates. An optional capacitor can be used keep the voltage dividers more stable for CC1/2 (C1) and SBU1/2 (C2). The blocking NMOS Vds (Drain-to-Source Voltage) must be rated above the maximum VBUS voltage expected. The Vgs (Threshold Voltage) may vary since the votlage dividers can be adjusted to account for higher or lower Vgs. For the CC1/2 and SBU1/2 blocking NMOS, the added Rdson and Capacitance must be taken into account at the system level to meet impedance specifications. In additional to the blocking NMOS for CC1/2 and SBU1/2, it is recommended (but optional) to put an additional TVS (Transient Voltage Suppressor) between the blocking NMOS and system side. The TVS will absorb any voltage transients to further protect the system.






Figure 9-13. EPR CC & SBU Protection

#### 9.2.3.6 Extended Power Range CC Dead Battery

The additional CC1/2 Extended Power Range (EPR) protection requires additional components to support dead battery conditions to place the CC Rd 5.1k Ohm termination. Rd1 and Rd1 are the dead battery CC pull downs that are asserted with Q1 (NMOS) and Q2 (NMOS) with R1 and R2 respectively. When a Rp is is connected through the Type-C cable, R1 or R2 will pull up the gate of Q1 or Q2, which will apply the Rd1 or Rd2 respectively. When the DFP provides VBUS the PD controller will power up and turn on the internal LDOs. The LDO output will drive the gate of Q3 pulling down the gates of Q1 and Q2 removing the Rd1 and Rd2 terminations. R3 is a weak pull down to ensure the gate of Q3 does not float. The zener diode D1 is used to prevent damage to the Q1 and Q2 gates in the event of a short to VBUS event. D1 should clamp above VCONN to not conduct when VCONN is sourced.




Figure 9-14. EPR CC Dead Battery

#### 9.2.3.7 Extended Power Range Gate Driver Voltage for CC & SBU

The Gate Driver Voltage can be implemented in several was depending on the type of EPR system. This section provides guidance on several options. For a system that is a source only or will be externally powered, the Gate Driver Voltage for the CC and SBU protection can be generated from a charge pump from the VCONN 5 V rail. This would provide the rail for the voltage divider circuit for the SBU and CC protection NMOS. For a system that is a Dual Role Power or sink only that supports dead battery, two cascaded charge pumps can be used from LDO\_3V3. This would provide the rail for the voltage divider circuit for the SBU and CC protection NMOS.




Figure 9-15. Gate Driver from VCONN Supply

SLVSGQ0 - NOVEMBER 2022




Figure 9-16. Gate Driver from LDO\_3V3

## 9.2.3.8 USB4 Device Application

The figure below shows a USB4 Device application, where there are a total of four Type-C PD Ports. One port is the main connection to a USB4 Host, this is a UFP in terms of data and sources power. The other three ports are DFPs in terms of data and source power. Generally the main UFP source Type-C PD port provides the highest power to charge a USB4 Host. The key three devices in the system are the PD Controller(s), Dock Management Controller, and USB4 Hub Controller. In this application, two dual port PD controllers are used to determine the connection and provide power on the Type-C ports. The primary PD Controller manages Port A (UFP Source) and Port B (DFP Source). The secondary PD Controller manages the other two, Port C (DFP Source) and Port D (DFP Source). For systems that do not need all four ports or have different requirements, a combination of single and dual port PD Controllers may be used to scale for specific design requirements. The PD controllers have two I2C clients that are controlled by the Dock Management Controller and the USB4 Hub Controller. The Dock Management Controller (DMC), main functions are the Connection Manager, Power Manager (if applicable), Input Power Control (if applicable), Secure Firmware Update & booting of the PD controllers. The Connection Manager determines the capabilities of the UFP connection and sets the DFP capabilities accordingly. The Power Manager keeps the power allocated to each of the Type-C ports within a specific power budget and also monitors the entire system power to keep from over loading the Barrel Jack adapter supply. The DMC also controls the input power to the system and soft starts the power path to prevent large inrush currents when the Barrel Jack supply is connected. The Secure Firmware Update is accomplished over USB2, the DMC is connected to one of the USB2 DFP ports on the USB4 Hub Controller or USB2 Hub in the system. The DMC provides the Secure Firmware Update for itself and the PD controllers. The DMC will boot the PD controllers over the I2C connection. The I2C connection between the DMC and PD controllers also serves as communication channel for the Connection and Power Manager. The USB4 Hub Controller manages the data paths for all of the Type-C ports and determines the required data protocol by reading the PD controller status over I2C connection. The UFP port is the main connection to the USB4 Hub Controller from a USB4 host. The other DFP ports act as expansion ports to connect other USB Type-C & PD devices.






Figure 9-17. USB4 Device Application

#### 9.2.3.9 UBS4 Hub Controller & PD Controller I2C Communication

The I2C connection from the PD controllers and the USB4 Hub Controller communicates the connection present at the Type-C Ports. The PD controllers have an option to use the shared interrupt for both ports or to have a separate interrupt for each port that is mapped to a GPIO in its configuration. In the shared interrupt case, the USB4 Hub Controller will query both port addresses and will determine which port has a data connection. For the dedicated interrupt the USB4 hub controller will only query the specific port address and determine the connection present.




Figure 9-18. USB4 Hub Contoller & PD Controller Shared IRQ

PA IRQ PD IRQ **USB4 Hub Controller** PB IRQ PC IRQ I2C Host PA GPIO IRQ PB GPIO IRQ PC GPIO IRQ PD GPIO IRQ 12Cs I2Cs PD Controller(s) PD Controller(s) Client Client Port A & Port B Port C & Port D -I2C Communication-

Figure 9-19. USB4 Hub Contoller & PD Controller Dedicated IRQ

-I2C Interrupt-

The table below shows an exampl eof the port I2C address for each of the PD Controller ports.

 PORT
 I2C ADDRESS

 Port A
 0x38

 Port B
 0x3F

 Port C
 0x48

 Port D
 0x4F

Table 9-3. Recommended I2C Addresses - USB4 Hub Controller

## 9.2.3.10 Dock Management Controller & PD Controller I2C Communication

The I2C connection from the PD controllers and the Dock Management Controller communicates to boot up the PD controllers and enable the Connection & Power Manager functions. The DMC has two GPIOs dedicated for Port A/B and Port C/D interrupts. The shared interrupt connection to the DMC will query both port addresses and will determine which port has been updated.




Figure 9-20. DMC & PD Controller I2C Communication

The table below shows an example of the I2C addresses for each of the PD controllers ports.

Table 9-4. Recommended I2C Addresses - DMC

PORT	I2C ADDRESS
Port A	0x20
Port B	0x24
Port C	0x21
Port D	0x25

### 9.3 VBUS Schottky and TVS Diodes

Schottky diodes are used on VBUS to help absorb large GND currents when a Type-C cable is removed while drawing high current. The inductance in the cable will continue to draw current on VBUS until the energy stored is dissipated. Higher currents could cause the body diodes on IC devices connected to VBUS to conduct. When the current is high enough it could damage the body diodes of IC devices. Ideally, a VBUS Schottky diode should have a lower forward voltage so it can turn on before any other body diodes on other IC devices. Schottky diodes on VBUS also help during hard shorts to GND which can occur with a faulty Type-C cable or damaged Type-C PD device. VBUS could ring below GND which could damage devices hanging off of VBUS. The Schottky diode will start to conduct once VBUS goes below the forward voltage. When the TPS25815 is the only device connected to VBUS, place the Schottky Diode close to the VBUS pin of the TPS25815.

TVS Diodes help suppress and clamp transient voltages. Most TVS diodes can fully clamp around 10 ns and can keep the VBUS at their clamping voltage for a period of time. Looking at the clamping voltage of TVS diodes after they settle during a transient will help decide which TVS diode to use. The peak power rating of a TVS diode must be able to handle the worst case conditions in the system.

### 9.4 Application Curves




Figure 9-21. Px\_VBUS Short with TVS2200, but Without Schottky Diode




Figure 9-22. Px\_VBUS Short with TVS2200 and Schottky Diode

SLVSGQ0 - NOVEMBER 2022

# 10 Power Supply Recommendations

#### 10.1 3.3-V Power

### 10.1.1 VIN\_3V3 Input Switch

The VIN\_3V3 input is the main supply of the TPS65992SBG device. The VIN\_3V3 switch (see *Power Management*) is a uni-directional switch from VIN\_3V3 to LDO\_3V3, not allowing current to flow backwards from LDO\_3V3 to VIN\_3V3. This switch is on when the 3.3 V supply is available and the dead-battery flag is cleared. The recommended capacitance  $C_{VIN_3V3}$  (see the Recommended Capacitance in the *Specifications* section) should be connected from the VIN\_3V3 pin to the GND pin ).

#### 10.1.2 VBUS 3.3-V LDO

The 3.3 V LDO from VBUS to LDO\_3V3 steps down voltage from the VBUS pin to LDO\_3V3 which allows the TPS65992SBG device to be powered from VBUS when VIN\_3V3 is unavailable. This LDO steps down any recommended voltage on the VBUS pin. When VBUS reaches 20 V, which is allowable by USB PD, the internal circuitry of the TPS65992SBG device operates without triggering thermal shutdown; however, a significant external load on the LDO\_3V3 pin or any GPIOx pin can increase temperature enough to trigger thermal shutdown. Keep the total load on LDO\_3V3 within the limits from the *Recommended Operating Conditions* in the *Specifications* section. Connect the recommended capacitance C<sub>VBUS</sub> (see *Recommended Capacitance* in the *Specifications* section) from the VBUS pin to the GND pin.

#### 10.2 1.5-V Power

The internal circuitry is powered from 1.5 V. The 1.5-V LDO steps the voltage down from LDO\_3V3 to 1.5 V. The 1.5-V LDO provides power to all internal low-voltage digital circuits which includes the digital core, and memory. The 1.5-V LDO also provides power to all internal low-voltage analog circuits. Connect the recommended capacitance  $C_{LDO\_1V5}$  (see the Recommended Capacitance in the *Specifications* section) from the LDO\_1V5 pin to the GND pin.

### 10.3 Recommended Supply Load Capacitance

The Recommended Capacitance in the *Specifications* section lists the recommended board capacitances for the various supplies. The typical capacitance is the nominally rated capacitance that must be placed on the board as close to the pin as possible. The maximum capacitance must not be exceeded on pins for which it is specified. The minimum capacitance is minimum capacitance allowing for tolerances and voltage derating ensuring proper operation.



### 11 Layout

### 11.1 Layout Guidelines

Proper routing and placement will maintain signal integrity for high speed signals and improve the heat dissipation from the TPS65992SBG power path. The combination of power and high speed data signals are easily routed if the following guidelines are followed. It is a best practice to consult with board manufacturing to verify manufacturing capabilities.

#### 11.1.1 Top TPS65992SBG Placement and Bottom Component Placement and Layout

When the TPS65992SBG is placed on top and its components on bottom the solution size will be at its smallest.

### 11.2 Layout Example

Follow the differential impedances for Super / High Speed signals defined by their specifications (DisplayPort - AUXN/P and USB2.0). All I/O will be fanned out to provide an example for routing out all pins, not all designs will utilize all of the I/O on the TPS65992SBG.




Figure 11-1. Example Schematic

#### 11.3 Component Placement

Top and bottom placement is used for this example to minimize solution size. The TPS65992SBG is placed on the top side of the board and the majority of its components are placed on the bottom side. When placing the components on the bottom side, it is recommended that they are placed directly under the TPS65992SBG. When placing the PP5V capacitors it is easiest to place them with the GND terminal of the capacitors to face inward the TPS65992SBG or to the side. All other components that are for pins on the GND pad side of the TPS65992SBG should be placed where the GND terminal is underneath the GND pad.

The CC capacitors should be placed on the same side as the TPS65992SBG close to the respective CC1 and CC2 pins. Do NOT via to another layer in between the CC pins to the CC capacitor, placing a via after the CC capacitor is recommended.

The ADCIN1/2 voltage divider resistors can be placed where convenient.

w.ti.com SLVSGQ0 – NOVEMBER 2022

The figures below show the placement in 2-D and 3-D.




Figure 11-2. Top View Layout




Figure 11-3. Bottom View Layout




Figure 11-4. Top View 3-D




Figure 11-5. Bottom View 3-D

### 11.4 Routing PP5V, VBUS, PPHV, VIN\_3V3, LDO\_3V3, LDO\_1V5

On the top side, create pours for PP5V, VBUS, and PPHV. Connect PP5V from the top layer to the bottom layer using at least 8, 8-mil hole and 16-mil diameter vias. Connect PPHV from the top layer to the bottom layer using at least 12, 8-mil hole and 16-mil diameter vias. See Figure 11-6 for the recommended via sizing. The via placement and copper pours are highlighted in Figure 11-7.



Figure 11-6. Recommended Minimum Via Sizing




Figure 11-7. PP5V and VBUS1/2 Copper Pours and Via Placement

SLVSGQ0 - NOVEMBER 2022

Next, VIN\_3V3, LDO\_3V3, and LDO\_1V5 will be routed to their respective decoupling capacitors. Additionally, a copper pour on the bottom side is added to connect PP5V to the decoupling capacitors located on the bottom of the PCB. This is highlighted in Figure 11-8.





Figure 11-8. VIN\_3V3, LDO\_3V3, and LDO\_1V5 Routing

The following figures show how to properly connect VSYS and the SYS\_Gate control signals for the external N-FETs. The control signals can be routed on an internal layer using a 12-mil trace, and the trace going to VSYS should be as short as possible to minimize impedance, so placing a via directly on the high-voltage power path is ideal.








Figure 11-10. Bottom Polygon Pours

Figure 11-9. Top Polygon Pours

## 11.5 Routing CC and GPIO

Routing the CC lines with a 10-mil trace will ensure the needed current for supporting powered Type-C cables through VCONN. For more information on VCONN refer to the Type-C specification. For capacitor GND pin use a 16-mil trace if possible.

Most of the GPIO signals can be fanned out on the top or bottom layer using either a 8-mil trace or a 10-mil trace. The following images highlights how the CC lines and GPIO's are routed out.

SLVSGQ0 – NOVEMBER 2022




Figure 11-11. Top Layer GPIO Routing

# Table 11-1. Routing Widths

ROUTE	WIDTH (mil minimum)
CC1, CC2	8
VIN_3V3, LDO_3V3, LDO_1V5	6
Component GND	10
GPIO	4

## SLVSGQ0 - NOVEMBER 2022



## 12 Device and Documentation Support

### 12.1 Device Support

### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

- **USB-PD Specifications**
- **USB Power Delivery Specification**

### 12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

Thunderbolt<sup>™</sup> is a trademark of Intel.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

USB Type-C ® is a registered trademark of USB Implementers Forum.

All trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

SLVSGQ0 - NOVEMBER 2022

### 13.1 Package Option Addendum

**Packaging Information** 

- u.c.u.gg										
Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish <sup>(3)</sup>	MSL Peak Temp <sup>(4)</sup>	Op Temp	Device Marking <sup>(5)</sup> (6)
TPS65992SBGR SMR	ACTIVE	VQFN	RSM	32	3000	Green (RoHS& no Sb/Br)	NiPdAu / NiPdAuAg	Level-2-260C-1 YEAR	-40 to 125	T65992S BG

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## 13.2 Tape and Reel Information




### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
TPS65992SBGRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2	

SLVSGQ0 - NOVEMBER 2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65992SBGRSMR	VQFN	RSM	32	3000	367.0	367.0	35.0

**RSM0032B** 






# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


www.ti.com

# **EXAMPLE BOARD LAYOUT**

# **RSM0032B**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

  5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


www.ti.com



# **EXAMPLE STENCIL DESIGN**

# **RSM0032B**

VQFN - 1 mm max height



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated