

Please, configure the winMIPS64 processor architecture with the *Base Configuration* provided in the following:

Integer ALU: 1 clock cycle
Data memory: 1 clock cycle
Branch delay slot: 1 clock cycle

Code address bus: 12Data address bus: 12

• Pipelined FP arithmetic unit (latency): 6 stages

• Pipelined FP multiplier unit (latency): 8 stages

• FP divider unit (latency): not pipelined unit, 28 clock cycles

• Forwarding optimization is disabled


• Branch prediction is disabled

• Branch delay slot optimization is disabled.


Use the Configure menu:

- remove the flags (where activating Enable options)


- Browse the Architecture menu □



Modify the defaults Architectural parameters (where needed)



☐ Verify in the Pipeline window that the configuration is effective



Exercise your assembly skills and learn by example about pipeline optimizations.
 To write an assembly program called program\_1.s (to be delivered) for the MIPS64 architecture and to execute it.

The program must:

- 1. Given 2 arrays (a and b), compute their sum and store each result in a third array (i.e., c[i] = a[i] + b[i]). Each array contains 50 8-bit integer numbers.
- 2. Search for **both** the maximum and minimum in the array c. The program saves the obtained value in two variables allocated in memory, called max and min <u>respectively</u>.

Identify and use the main components of the simulator:

- a. Running the *WinMIPS* simulator
  - Launch the graphic interface

...\winMIPS64\winmips64.exe

- b. Assembly and check your program:
  - Load the program from the **File**□**Open** menu (*CTRL-O*). In the case the of errors, you may use the following command in the command line to compile the program and check the errors:
- ...\winMIPS64\asm program 1.s
  - c. Run your program step by step (F7), identifying the whole processor behavior in the six simulator windows:

## Pipeline, Code, Data, Register, Cycles and Statistics

d. Enable one at a time the optimization features that were initially disabled and collect statistics to fill the following table (fill all required data in the table before exporting this file to pdf format to be delivered).

Table 1: Program performance for different processor configurations

	Number of clock cycles				
Program	No optimization	Forwarding	Branch Target Buffer	Delay Slot	
program 1	1196	897	1058	1196	

## 2) Perform execution time measurements.

Search in the winMIPS64 folder the following benchmark programs:

- a. isort.s
- b. mult.s
- c. series.s
- d. program 1.s (your program)

Starting from the basic configuration with no optimizations, compute by simulation the number of cycles required to execute these programs; in this initial scenario, it is assumed that the programs weight is the same (25%) for everyone. Assume a processor frequency of 1MHz.

Then, change processor configuration and vary the programs weights as following. Compute again the performance for every case and fill the table below (fill all required data in the table before exporting this file to pdf format to be delivered).:

- 1) Configuration 1
  - a. Enable Forwarding
  - b. Disable branch target buffer
  - c. Disable Delay Slot

Assume that the weight of all programs is the same (25%).

- 2) Configuration 2
  - a. Enable Forwarding
  - b. Enable branch target buffer
  - c. Disable Delay Slot

Assume that the weight of all programs is the same (25%).

3) Configuration 3

Configuration 1, but assume that the weight of the program your program is 50%.

4) Configuration 4

Configuration 1, but assume that the weight of the program series.s is 50%.

Table 2: **Processor performance for different weighted programs** 

Program	No opt (s)	Conf. 1	Conf. 2	Conf. 3	Conf. 4
isort.s	46039*0.25	33277*0.25	31037*0.25	33277/6	33277/6
mult.s	1877*0.25	979*0.25	921*0.25	979/6	979/6
series.s	549*0.25	227*0.25	230*0.25	227/6	227/2
program 1.s	1196*0.25	897*0.25	769*0.25	897/2	897/6
TOTAL TIME	12415.25	8845.00	8239.25	6195.67	5972.33

For time computations, use a clock frequency of 1MHz.

## Appendix: winMIPS64 Instruction Set

III: MIDCA

WinMIPS64	ld	- load 64-bit double-word
The following assembler directives are supported	sd	- store 64-bit double-word
.data - start of data segment	l.d	- load 64-bit floating-point
.text - start of code segment	s.d	- store 64-bit floating-point
.code - start of code segment (same as .text)	halt	- stops the program
.org <n> - start address</n>		
.space <n> - leave n empty bytes</n>	dadd	i - add immediate
.asciiz <s> - enters zero terminated ascii string</s>	dadd	ui - add immediate unsigned
.ascii <s> - enter ascii string</s>	andi	- logical and immediate
.align <n> - align to n-byte boundary</n>	ori	- logical or immediate
.word $\langle n1 \rangle$ , $\langle n2 \rangle$ enters word(s) of data (64-bits)	xori	- exclusive or immediate
.byte $<$ n1>, $<$ n2> enter bytes	lui	- load upper half of register immediate
.word32 <n1>,<n2> enters 32 bit number(s)</n2></n1>	slti	- set if less than or equal immediate
.word16 <n1>,<n2> enters 16 bit number(s)</n2></n1>	sltiu	- set if less than or equal immediate unsigned
.double <n1>,<n2> enters floating-point number(s)</n2></n1>		
	beq	- branch if pair of registers are equal
where <n> denotes a number like 24, <s> denotes a string</s></n>	bne	- branch if pair of registers are not equal
like "fred", and	beqz	- branch if register is equal to zero
<n1>,<n2> denotes numbers seperated by commas.</n2></n1>	bnez	- branch if register is not equal to zero
The following instructions are supported		- jump to address
lb - load byte		- jump to address in register
lbu - load byte unsigned	jal	- jump and link to address (call subroutine)
sb - store byte	jalr	- jump and link to address in register (call
lh - load 16-bit half-word	subro	outine)
lhu - load 16-bit half word unsigned		
sh - store 16-bit half-word		- shift left logical
lw - load 32-bit word		- shift right logical
lwu - load 32-bit word unsigned		- shift right arithmetic
sw - store 32-bit word	dsllv	- shift left logical by variable amount

dsrlv - shift right logical by variable amount dsrav - shift right arithmetic by variable amount

movz - move if register equals zero movn - move if register not equal to zero

nop - no operation and - logical and or - logical or xor - logical xor slt - set if less than

sltu - set if less than unsigned

dadd - add integers

daddu - add integers unsigned dsub - subtract integers

dsubu - subtract integers unsigned

add.d - add floating-point

sub.d - subtract floating-point mul.d - multiply floating-point div.d - divide floating-point mov.d - move floating-point

cvt.d.l - convert 64-bit integer to a double FP format cvt.l.d - convert double FP to a 64-bit integer format

c.lt.d - set FP flag if less than

c.le.d - set FP flag if less than or equal to

c.eq.d - set FP flag if equal to

bclf - branch to address if FP flag is FALSE bclt - branch to address if FP flag is TRUE

mtc1 - move data from integer register to FP register mfc1 - move data from FP register to integer register