Permalink
Cannot retrieve contributors at this time
1000 lines (1000 sloc)
22 KB
| diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile | |
| index 516299702..9c050dba5 100644 | |
| --- a/arch/arm64/boot/dts/rockchip/Makefile | |
| +++ b/arch/arm64/boot/dts/rockchip/Makefile | |
| @@ -4,6 +4,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3308-evb.dtb | |
| dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3308-roc-cc.dtb | |
| dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3308-rock-pi-s.dtb | |
| dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3326-odroid-go2.dtb | |
| +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3318-box.dtb | |
| dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-a1.dtb | |
| dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-evb.dtb | |
| dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-nanopi-r2-rev00.dtb | |
| diff --git a/arch/arm64/boot/dts/rockchip/rk3318-box.dts b/arch/arm64/boot/dts/rockchip/rk3318-box.dts | |
| new file mode 100644 | |
| index 000000000..c78c4b52d | |
| --- /dev/null | |
| +++ b/arch/arm64/boot/dts/rockchip/rk3318-box.dts | |
| @@ -0,0 +1,982 @@ | |
| +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) | |
| +/* | |
| + * Copyright (c) 2020 Paolo Sabatino | |
| + */ | |
| + | |
| +/dts-v1/; | |
| +#include "dt-bindings/pwm/pwm.h" | |
| +#include "dt-bindings/input/input.h" | |
| +#include "rk3328.dtsi" | |
| + | |
| +/ { | |
| + model = "Rockchip RK3318 BOX"; | |
| + compatible = "rockchip,rk3318-box", "rockchip,rk3328-box", "rockchip,rk3328"; | |
| + | |
| + aliases { | |
| + mmc0 = &sdmmc; | |
| + mmc1 = &sdio; | |
| + mmc2 = &emmc; | |
| + mmc3 = &sdmmc_ext; | |
| + }; | |
| + | |
| + chosen { | |
| + stdout-path = "serial2:1500000n8"; | |
| + }; | |
| + | |
| + adc_keys: adc-keys { | |
| + | |
| + compatible = "adc-keys"; | |
| + io-channels = <&saradc 0>; | |
| + io-channel-names = "buttons"; | |
| + keyup-threshold-microvolt = <1800000>; | |
| + poll-interval = <100>; | |
| + | |
| + recovery { | |
| + label = "recovery"; | |
| + linux,code = <KEY_VENDOR>; | |
| + press-threshold-microvolt = <17000>; | |
| + }; | |
| + | |
| + }; | |
| + | |
| + xin32k: xin32k { | |
| + compatible = "fixed-clock"; | |
| + clock-frequency = <32768>; | |
| + clock-output-names = "xin32k"; | |
| + #clock-cells = <0>; | |
| + }; | |
| + | |
| + gmac_clkin: gmac-clkin { | |
| + compatible = "fixed-clock"; | |
| + clock-frequency = <125000000>; | |
| + clock-output-names = "gmac_clkin"; | |
| + #clock-cells = <0x00>; | |
| + }; | |
| + | |
| + regulators { | |
| + compatible = "simple-bus"; | |
| + #address-cells = <0x01>; | |
| + #size-cells = <0x00>; | |
| + | |
| + vcc_18: regulator@0 { | |
| + compatible = "regulator-fixed"; | |
| + regulator-name = "vccio_1v8"; | |
| + regulator-min-microvolt = <1800000>; | |
| + regulator-max-microvolt = <1800000>; | |
| + regulator-always-on; | |
| + }; | |
| + | |
| + vcc_io: regulator@1 { | |
| + compatible = "regulator-fixed"; | |
| + regulator-name = "vccio_3v3"; | |
| + regulator-min-microvolt = <3300000>; | |
| + regulator-max-microvolt = <3300000>; | |
| + regulator-always-on; | |
| + }; | |
| + }; | |
| + | |
| + vcc_phy: vcc-phy-regulator { | |
| + compatible = "regulator-fixed"; | |
| + regulator-name = "vcc_phy"; | |
| + regulator-min-microvolt = <1800000>; | |
| + regulator-max-microvolt = <1800000>; | |
| + regulator-always-on; | |
| + regulator-boot-on; | |
| + }; | |
| + | |
| + vcc_sys: vcc-sys { | |
| + compatible = "regulator-fixed"; | |
| + regulator-name = "vcc_sys"; | |
| + regulator-always-on; | |
| + regulator-boot-on; | |
| + regulator-min-microvolt = <5000000>; | |
| + regulator-max-microvolt = <5000000>; | |
| + }; | |
| + | |
| + vcc_sd: sdmmc-regulator { | |
| + compatible = "regulator-fixed"; | |
| + gpio = <&gpio0 RK_PD6 GPIO_ACTIVE_LOW>; | |
| + pinctrl-names = "default"; | |
| + pinctrl-0 = <&sdmmc0m1_pin>; | |
| + regulator-name = "vcc_sd"; | |
| + regulator-always-on; | |
| + regulator-boot-on; | |
| + regulator-min-microvolt = <3300000>; | |
| + regulator-max-microvolt = <3300000>; | |
| + vin-supply = <&vcc_io>; | |
| + }; | |
| + | |
| + /* | |
| + * USB3 vbus | |
| + */ | |
| + vcc_host_vbus: vcc-host-vbus { | |
| + compatible = "regulator-fixed"; | |
| + enable-active-high; | |
| + gpio = <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>; | |
| + pinctrl-names = "default"; | |
| + pinctrl-0 = <&usb30_host_drv>; | |
| + regulator-name = "vcc_host_vbus"; | |
| + regulator-always-on; | |
| + regulator-min-microvolt = <5000000>; | |
| + regulator-max-microvolt = <5000000>; | |
| + vin-supply = <&vcc_sys>; | |
| + }; | |
| + | |
| + /* | |
| + * USB2 OTG vbus | |
| + */ | |
| + vcc_otg_vbus: vcc-otg-vbus { | |
| + compatible = "regulator-fixed"; | |
| + enable-active-high; | |
| + gpio = <&gpio0 RK_PA2 GPIO_ACTIVE_HIGH>; | |
| + pinctrl-names = "default"; | |
| + pinctrl-0 = <&usb20_host_drv>; | |
| + regulator-name = "vcc_otg_vbus"; | |
| + regulator-always-on; | |
| + regulator-min-microvolt = <5000000>; | |
| + regulator-max-microvolt = <5000000>; | |
| + vin-supply = <&vcc_sys>; | |
| + }; | |
| + | |
| + vdd_arm: vdd-arm { | |
| + compatible = "pwm-regulator"; | |
| + pwms = <&pwm0 0 5000 PWM_POLARITY_INVERTED>; | |
| + regulator-name = "vdd_arm"; | |
| + regulator-min-microvolt = <950000>; | |
| + regulator-max-microvolt = <1400000>; | |
| + regulator-ramp-delay = <12500>; | |
| + regulator-settling-time-up-us = <250>; | |
| + regulator-always-on; | |
| + regulator-boot-on; | |
| + vin-supply = <&vcc_sys>; | |
| + }; | |
| + | |
| + vdd_logic: vdd-log { | |
| + compatible = "pwm-regulator"; | |
| + pwms = <&pwm1 0 5000 PWM_POLARITY_INVERTED>; | |
| + regulator-name = "vdd_log"; | |
| + regulator-min-microvolt = <900000>; | |
| + regulator-max-microvolt = <1300000>; | |
| + regulator-ramp-delay = <12500>; | |
| + regulator-settling-time-up-us = <250>; | |
| + regulator-always-on; | |
| + regulator-boot-on; | |
| + vin-supply = <&vcc_sys>; | |
| + }; | |
| + | |
| + gpio_led: gpio-leds { | |
| + compatible = "gpio-leds"; | |
| + | |
| + pinctrl-names = "default"; | |
| + pinctrl-0 = <&working_led>; | |
| + | |
| + working { | |
| + gpios = <&gpio2 RK_PC7 GPIO_ACTIVE_HIGH>; | |
| + linux,default-trigger = "timer"; | |
| + default-state = "on"; | |
| + }; | |
| + | |
| + }; | |
| + | |
| + ir-receiver { | |
| + compatible = "gpio-ir-receiver"; | |
| + gpios = <&gpio2 RK_PA2 GPIO_ACTIVE_LOW>; | |
| + pinctrl-0 = <&ir_int>; | |
| + pinctrl-names = "default"; | |
| + }; | |
| + | |
| + sdio_pwrseq: sdio-pwrseq { | |
| + compatible = "mmc-pwrseq-simple"; | |
| + pinctrl-names = "default"; | |
| + pinctrl-0 = <&wifi_enable_h>; | |
| + | |
| + /* | |
| + * On the module itself this is one of these (depending | |
| + * on the actual card populated): | |
| + * - SDIO_RESET_L_WL_REG_ON | |
| + * - PDN (power down when low) | |
| + */ | |
| + reset-gpios = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>; | |
| + }; | |
| + | |
| + /* | |
| + wireless-bluetooth { | |
| + compatible = "bluetooth-platdata"; | |
| + uart_rts_gpios = <&gpio1 RK_PB2 GPIO_ACTIVE_LOW>; | |
| + pinctrl-names = "default", "rts_gpio"; | |
| + pinctrl-0 = <&uart0_rts>; | |
| + pinctrl-1 = <&uart0_rts_gpio>; | |
| + BT,power_gpio = <&gpio1 RK_PC5 GPIO_ACTIVE_HIGH>; | |
| + BT,wake_host_irq = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>; | |
| + }; | |
| + | |
| + wireless-wlan { | |
| + compatible = "wlan-platdata"; | |
| + rockchip,grf = <&grf>; | |
| + wifi_chip_type = "ap6330"; | |
| + sdio_vref = <1800>; | |
| + WIFI,host_wake_irq = <&gpio1 RK_PC3 GPIO_ACTIVE_HIGH>; | |
| + }; | |
| + */ | |
| + | |
| + fd628_dev { | |
| + compatible = "fd628_dev"; | |
| + fd628_gpio_clk = <&gpio2 RK_PC0 GPIO_ACTIVE_HIGH>; | |
| + fd628_gpio_dat = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>; | |
| + status = "okay"; | |
| + }; | |
| + | |
| + analog-sound { | |
| + compatible = "simple-audio-card"; | |
| + simple-audio-card,format = "i2s"; | |
| + simple-audio-card,mclk-fs = <256>; | |
| + simple-audio-card,name = "ANALOG"; | |
| + | |
| + simple-audio-card,cpu { | |
| + sound-dai = <&i2s1>; | |
| + }; | |
| + | |
| + simple-audio-card,codec { | |
| + sound-dai = <&codec>; | |
| + }; | |
| + }; | |
| + | |
| + hdmi-sound { | |
| + compatible = "simple-audio-card"; | |
| + simple-audio-card,format = "i2s"; | |
| + simple-audio-card,mclk-fs = <128>; | |
| + simple-audio-card,name = "HDMI"; | |
| + | |
| + simple-audio-card,cpu { | |
| + sound-dai = <&i2s0>; | |
| + }; | |
| + | |
| + simple-audio-card,codec { | |
| + sound-dai = <&hdmi>; | |
| + }; | |
| + }; | |
| + | |
| + ddr_timing: ddr-timing { | |
| + compatible = "rockchip,ddr-timing"; | |
| + ddr3_speed_bin = <0x15>; | |
| + ddr4_speed_bin = <0x0c>; | |
| + pd_idle = <0x00>; | |
| + sr_idle = <0x00>; | |
| + sr_mc_gate_idle = <0x00>; | |
| + srpd_lite_idle = <0x00>; | |
| + standby_idle = <0x00>; | |
| + auto_pd_dis_freq = <0x42a>; | |
| + auto_sr_dis_freq = <0x320>; | |
| + ddr3_dll_dis_freq = <0x12c>; | |
| + ddr4_dll_dis_freq = <0x271>; | |
| + phy_dll_dis_freq = <0x190>; | |
| + ddr3_odt_dis_freq = <0x64>; | |
| + phy_ddr3_odt_dis_freq = <0x64>; | |
| + ddr3_drv = <0x28>; | |
| + ddr3_odt = <0x78>; | |
| + phy_ddr3_ca_drv = <0x1b>; | |
| + phy_ddr3_ck_drv = <0x15>; | |
| + phy_ddr3_dq_drv = <0x15>; | |
| + phy_ddr3_odt = <0x03>; | |
| + lpddr3_odt_dis_freq = <0x29a>; | |
| + phy_lpddr3_odt_dis_freq = <0x29a>; | |
| + lpddr3_drv = <0x28>; | |
| + lpddr3_odt = <0xf0>; | |
| + phy_lpddr3_ca_drv = <0x16>; | |
| + phy_lpddr3_ck_drv = <0x13>; | |
| + phy_lpddr3_dq_drv = <0x16>; | |
| + phy_lpddr3_odt = <0x02>; | |
| + lpddr4_odt_dis_freq = <0x320>; | |
| + phy_lpddr4_odt_dis_freq = <0x320>; | |
| + lpddr4_drv = <0x3c>; | |
| + lpddr4_dq_odt = <0x28>; | |
| + lpddr4_ca_odt = <0x28>; | |
| + phy_lpddr4_ca_drv = <0x14>; | |
| + phy_lpddr4_ck_cs_drv = <0x06>; | |
| + phy_lpddr4_dq_drv = <0x06>; | |
| + phy_lpddr4_odt = <0x10>; | |
| + ddr4_odt_dis_freq = <0x29a>; | |
| + phy_ddr4_odt_dis_freq = <0x29a>; | |
| + ddr4_drv = <0x22>; | |
| + ddr4_odt = <0xf0>; | |
| + phy_ddr4_ca_drv = <0x16>; | |
| + phy_ddr4_ck_drv = <0x13>; | |
| + phy_ddr4_dq_drv = <0x16>; | |
| + phy_ddr4_odt = <0x02>; | |
| + ddr3a1_ddr4a9_de-skew = <0x02>; | |
| + ddr3a0_ddr4a10_de-skew = <0x03>; | |
| + ddr3a3_ddr4a6_de-skew = <0x03>; | |
| + ddr3a2_ddr4a4_de-skew = <0x02>; | |
| + ddr3a5_ddr4a8_de-skew = <0x03>; | |
| + ddr3a4_ddr4a5_de-skew = <0x02>; | |
| + ddr3a7_ddr4a11_de-skew = <0x03>; | |
| + ddr3a6_ddr4a7_de-skew = <0x02>; | |
| + ddr3a9_ddr4a0_de-skew = <0x02>; | |
| + ddr3a8_ddr4a13_de-skew = <0x01>; | |
| + ddr3a11_ddr4a3_de-skew = <0x02>; | |
| + ddr3a10_ddr4cs0_de-skew = <0x02>; | |
| + ddr3a13_ddr4a2_de-skew = <0x01>; | |
| + ddr3a12_ddr4ba1_de-skew = <0x02>; | |
| + ddr3a15_ddr4odt0_de-skew = <0x03>; | |
| + ddr3a14_ddr4a1_de-skew = <0x02>; | |
| + ddr3ba1_ddr4a15_de-skew = <0x02>; | |
| + ddr3ba0_ddr4bg0_de-skew = <0x04>; | |
| + ddr3ras_ddr4cke_de-skew = <0x04>; | |
| + ddr3ba2_ddr4ba0_de-skew = <0x03>; | |
| + ddr3we_ddr4bg1_de-skew = <0x02>; | |
| + ddr3cas_ddr4a12_de-skew = <0x02>; | |
| + ddr3ckn_ddr4ckn_de-skew = <0x0b>; | |
| + ddr3ckp_ddr4ckp_de-skew = <0x0b>; | |
| + ddr3cke_ddr4a16_de-skew = <0x02>; | |
| + ddr3odt0_ddr4a14_de-skew = <0x04>; | |
| + ddr3cs0_ddr4act_de-skew = <0x04>; | |
| + ddr3reset_ddr4reset_de-skew = <0x07>; | |
| + ddr3cs1_ddr4cs1_de-skew = <0x07>; | |
| + ddr3odt1_ddr4odt1_de-skew = <0x07>; | |
| + cs0_dm0_rx_de-skew = <0x0c>; | |
| + cs0_dm0_tx_de-skew = <0x0a>; | |
| + cs0_dq0_rx_de-skew = <0x0c>; | |
| + cs0_dq0_tx_de-skew = <0x0a>; | |
| + cs0_dq1_rx_de-skew = <0x0c>; | |
| + cs0_dq1_tx_de-skew = <0x0a>; | |
| + cs0_dq2_rx_de-skew = <0x0c>; | |
| + cs0_dq2_tx_de-skew = <0x0a>; | |
| + cs0_dq3_rx_de-skew = <0x0c>; | |
| + cs0_dq3_tx_de-skew = <0x0a>; | |
| + cs0_dq4_rx_de-skew = <0x0c>; | |
| + cs0_dq4_tx_de-skew = <0x0a>; | |
| + cs0_dq5_rx_de-skew = <0x0c>; | |
| + cs0_dq5_tx_de-skew = <0x0a>; | |
| + cs0_dq6_rx_de-skew = <0x0c>; | |
| + cs0_dq6_tx_de-skew = <0x0a>; | |
| + cs0_dq7_rx_de-skew = <0x0c>; | |
| + cs0_dq7_tx_de-skew = <0x0a>; | |
| + cs0_dqs0_rx_de-skew = <0x0a>; | |
| + cs0_dqs0p_tx_de-skew = <0x0c>; | |
| + cs0_dqs0n_tx_de-skew = <0x0c>; | |
| + cs0_dm1_rx_de-skew = <0x0a>; | |
| + cs0_dm1_tx_de-skew = <0x08>; | |
| + cs0_dq8_rx_de-skew = <0x0a>; | |
| + cs0_dq8_tx_de-skew = <0x08>; | |
| + cs0_dq9_rx_de-skew = <0x0a>; | |
| + cs0_dq9_tx_de-skew = <0x08>; | |
| + cs0_dq10_rx_de-skew = <0x0a>; | |
| + cs0_dq10_tx_de-skew = <0x08>; | |
| + cs0_dq11_rx_de-skew = <0x0a>; | |
| + cs0_dq11_tx_de-skew = <0x08>; | |
| + cs0_dq12_rx_de-skew = <0x0a>; | |
| + cs0_dq12_tx_de-skew = <0x08>; | |
| + cs0_dq13_rx_de-skew = <0x0a>; | |
| + cs0_dq13_tx_de-skew = <0x08>; | |
| + cs0_dq14_rx_de-skew = <0x0a>; | |
| + cs0_dq14_tx_de-skew = <0x08>; | |
| + cs0_dq15_rx_de-skew = <0x0a>; | |
| + cs0_dq15_tx_de-skew = <0x08>; | |
| + cs0_dqs1_rx_de-skew = <0x09>; | |
| + cs0_dqs1p_tx_de-skew = <0x0a>; | |
| + cs0_dqs1n_tx_de-skew = <0x0a>; | |
| + cs0_dm2_rx_de-skew = <0x0a>; | |
| + cs0_dm2_tx_de-skew = <0x09>; | |
| + cs0_dq16_rx_de-skew = <0x0a>; | |
| + cs0_dq16_tx_de-skew = <0x09>; | |
| + cs0_dq17_rx_de-skew = <0x0a>; | |
| + cs0_dq17_tx_de-skew = <0x09>; | |
| + cs0_dq18_rx_de-skew = <0x0a>; | |
| + cs0_dq18_tx_de-skew = <0x09>; | |
| + cs0_dq19_rx_de-skew = <0x0a>; | |
| + cs0_dq19_tx_de-skew = <0x09>; | |
| + cs0_dq20_rx_de-skew = <0x0a>; | |
| + cs0_dq20_tx_de-skew = <0x09>; | |
| + cs0_dq21_rx_de-skew = <0x0a>; | |
| + cs0_dq21_tx_de-skew = <0x09>; | |
| + cs0_dq22_rx_de-skew = <0x0a>; | |
| + cs0_dq22_tx_de-skew = <0x09>; | |
| + cs0_dq23_rx_de-skew = <0x0a>; | |
| + cs0_dq23_tx_de-skew = <0x09>; | |
| + cs0_dqs2_rx_de-skew = <0x09>; | |
| + cs0_dqs2p_tx_de-skew = <0x0b>; | |
| + cs0_dqs2n_tx_de-skew = <0x0b>; | |
| + cs0_dm3_rx_de-skew = <0x07>; | |
| + cs0_dm3_tx_de-skew = <0x07>; | |
| + cs0_dq24_rx_de-skew = <0x07>; | |
| + cs0_dq24_tx_de-skew = <0x07>; | |
| + cs0_dq25_rx_de-skew = <0x07>; | |
| + cs0_dq25_tx_de-skew = <0x07>; | |
| + cs0_dq26_rx_de-skew = <0x07>; | |
| + cs0_dq26_tx_de-skew = <0x07>; | |
| + cs0_dq27_rx_de-skew = <0x07>; | |
| + cs0_dq27_tx_de-skew = <0x07>; | |
| + cs0_dq28_rx_de-skew = <0x07>; | |
| + cs0_dq28_tx_de-skew = <0x07>; | |
| + cs0_dq29_rx_de-skew = <0x07>; | |
| + cs0_dq29_tx_de-skew = <0x07>; | |
| + cs0_dq30_rx_de-skew = <0x07>; | |
| + cs0_dq30_tx_de-skew = <0x07>; | |
| + cs0_dq31_rx_de-skew = <0x07>; | |
| + cs0_dq31_tx_de-skew = <0x07>; | |
| + cs0_dqs3_rx_de-skew = <0x07>; | |
| + cs0_dqs3p_tx_de-skew = <0x0a>; | |
| + cs0_dqs3n_tx_de-skew = <0x0a>; | |
| + cs1_dm0_rx_de-skew = <0x07>; | |
| + cs1_dm0_tx_de-skew = <0x08>; | |
| + cs1_dq0_rx_de-skew = <0x07>; | |
| + cs1_dq0_tx_de-skew = <0x08>; | |
| + cs1_dq1_rx_de-skew = <0x07>; | |
| + cs1_dq1_tx_de-skew = <0x08>; | |
| + cs1_dq2_rx_de-skew = <0x07>; | |
| + cs1_dq2_tx_de-skew = <0x08>; | |
| + cs1_dq3_rx_de-skew = <0x07>; | |
| + cs1_dq3_tx_de-skew = <0x08>; | |
| + cs1_dq4_rx_de-skew = <0x07>; | |
| + cs1_dq4_tx_de-skew = <0x08>; | |
| + cs1_dq5_rx_de-skew = <0x07>; | |
| + cs1_dq5_tx_de-skew = <0x08>; | |
| + cs1_dq6_rx_de-skew = <0x07>; | |
| + cs1_dq6_tx_de-skew = <0x08>; | |
| + cs1_dq7_rx_de-skew = <0x07>; | |
| + cs1_dq7_tx_de-skew = <0x08>; | |
| + cs1_dqs0_rx_de-skew = <0x06>; | |
| + cs1_dqs0p_tx_de-skew = <0x09>; | |
| + cs1_dqs0n_tx_de-skew = <0x09>; | |
| + cs1_dm1_rx_de-skew = <0x07>; | |
| + cs1_dm1_tx_de-skew = <0x07>; | |
| + cs1_dq8_rx_de-skew = <0x07>; | |
| + cs1_dq8_tx_de-skew = <0x08>; | |
| + cs1_dq9_rx_de-skew = <0x07>; | |
| + cs1_dq9_tx_de-skew = <0x07>; | |
| + cs1_dq10_rx_de-skew = <0x07>; | |
| + cs1_dq10_tx_de-skew = <0x08>; | |
| + cs1_dq11_rx_de-skew = <0x07>; | |
| + cs1_dq11_tx_de-skew = <0x07>; | |
| + cs1_dq12_rx_de-skew = <0x07>; | |
| + cs1_dq12_tx_de-skew = <0x08>; | |
| + cs1_dq13_rx_de-skew = <0x07>; | |
| + cs1_dq13_tx_de-skew = <0x07>; | |
| + cs1_dq14_rx_de-skew = <0x07>; | |
| + cs1_dq14_tx_de-skew = <0x08>; | |
| + cs1_dq15_rx_de-skew = <0x07>; | |
| + cs1_dq15_tx_de-skew = <0x07>; | |
| + cs1_dqs1_rx_de-skew = <0x07>; | |
| + cs1_dqs1p_tx_de-skew = <0x09>; | |
| + cs1_dqs1n_tx_de-skew = <0x09>; | |
| + cs1_dm2_rx_de-skew = <0x07>; | |
| + cs1_dm2_tx_de-skew = <0x08>; | |
| + cs1_dq16_rx_de-skew = <0x07>; | |
| + cs1_dq16_tx_de-skew = <0x08>; | |
| + cs1_dq17_rx_de-skew = <0x07>; | |
| + cs1_dq17_tx_de-skew = <0x08>; | |
| + cs1_dq18_rx_de-skew = <0x07>; | |
| + cs1_dq18_tx_de-skew = <0x08>; | |
| + cs1_dq19_rx_de-skew = <0x07>; | |
| + cs1_dq19_tx_de-skew = <0x08>; | |
| + cs1_dq20_rx_de-skew = <0x07>; | |
| + cs1_dq20_tx_de-skew = <0x08>; | |
| + cs1_dq21_rx_de-skew = <0x07>; | |
| + cs1_dq21_tx_de-skew = <0x08>; | |
| + cs1_dq22_rx_de-skew = <0x07>; | |
| + cs1_dq22_tx_de-skew = <0x08>; | |
| + cs1_dq23_rx_de-skew = <0x07>; | |
| + cs1_dq23_tx_de-skew = <0x08>; | |
| + cs1_dqs2_rx_de-skew = <0x06>; | |
| + cs1_dqs2p_tx_de-skew = <0x09>; | |
| + cs1_dqs2n_tx_de-skew = <0x09>; | |
| + cs1_dm3_rx_de-skew = <0x07>; | |
| + cs1_dm3_tx_de-skew = <0x07>; | |
| + cs1_dq24_rx_de-skew = <0x07>; | |
| + cs1_dq24_tx_de-skew = <0x08>; | |
| + cs1_dq25_rx_de-skew = <0x07>; | |
| + cs1_dq25_tx_de-skew = <0x07>; | |
| + cs1_dq26_rx_de-skew = <0x07>; | |
| + cs1_dq26_tx_de-skew = <0x07>; | |
| + cs1_dq27_rx_de-skew = <0x07>; | |
| + cs1_dq27_tx_de-skew = <0x07>; | |
| + cs1_dq28_rx_de-skew = <0x07>; | |
| + cs1_dq28_tx_de-skew = <0x07>; | |
| + cs1_dq29_rx_de-skew = <0x07>; | |
| + cs1_dq29_tx_de-skew = <0x07>; | |
| + cs1_dq30_rx_de-skew = <0x07>; | |
| + cs1_dq30_tx_de-skew = <0x07>; | |
| + cs1_dq31_rx_de-skew = <0x07>; | |
| + cs1_dq31_tx_de-skew = <0x07>; | |
| + cs1_dqs3_rx_de-skew = <0x07>; | |
| + cs1_dqs3p_tx_de-skew = <0x09>; | |
| + cs1_dqs3n_tx_de-skew = <0x09>; | |
| + }; | |
| + | |
| + dfi: dfi@ff790000 { | |
| + reg = <0x00 0xff790000 0x00 0x400>; | |
| + compatible = "rockchip,rk3328-dfi"; | |
| + rockchip,grf = <&grf>; | |
| + status = "okay"; | |
| + }; | |
| + | |
| + dmc: dmc { | |
| + compatible = "rockchip,rk3328-dmc"; | |
| + center-supply = <&vdd_logic>; | |
| + devfreq-events = <&dfi>; | |
| + clocks = <&cru SCLK_DDRCLK>; | |
| + clock-names = "dmc_clk"; | |
| + operating-points-v2 = <&dmc_opp_table>; | |
| + ddr_timing = <&ddr_timing>; | |
| + upthreshold = <40>; | |
| + downdifferential = <20>; | |
| + auto-min-freq = <786000>; | |
| + auto-freq-en = <0>; | |
| + #cooling-cells = <2>; | |
| + status = "disabled"; | |
| + | |
| + ddr_power_model: ddr_power_model { | |
| + compatible = "ddr_power_model"; | |
| + dynamic-power-coefficient = <120>; | |
| + static-power-coefficient = <200>; | |
| + ts = <32000 4700 (-80) 2>; | |
| + thermal-zone = "soc-thermal"; | |
| + }; | |
| + }; | |
| + | |
| + dmc_opp_table: dmc-opp-table { | |
| + compatible = "operating-points-v2"; | |
| + | |
| + rockchip,leakage-voltage-sel = < | |
| + 1 10 0 | |
| + 11 254 1 | |
| + >; | |
| + | |
| + nvmem-cells = <&logic_leakage>; | |
| + nvmem-cell-names = "ddr_leakage"; | |
| + | |
| + opp-400000000 { | |
| + opp-hz = /bits/ 64 <400000000>; | |
| + opp-microvolt = <950000>; | |
| + }; | |
| + | |
| + opp-600000000 { | |
| + opp-hz = /bits/ 64 <600000000>; | |
| + opp-microvolt = <1025000>; | |
| + }; | |
| + | |
| + opp-786000000 { | |
| + opp-hz = /bits/ 64 <786000000>; | |
| + opp-microvolt = <1150000>; | |
| + }; | |
| + | |
| + opp-800000000 { | |
| + opp-hz = /bits/ 64 <800000000>; | |
| + opp-microvolt = <1150000>; | |
| + }; | |
| + | |
| + opp-850000000 { | |
| + opp-hz = /bits/ 64 <850000000>; | |
| + opp-microvolt = <1175000>; // Untested | |
| + status = "disabled"; | |
| + }; | |
| + | |
| + opp-933000000 { | |
| + opp-hz = /bits/ 64 <933000000>; | |
| + opp-microvolt = <1200000>; // Untested | |
| + status = "disabled"; | |
| + }; | |
| + | |
| + opp-1066000000 { | |
| + opp-hz = /bits/ 64 <1066000000>; | |
| + opp-microvolt = <1200000>; // Untested | |
| + status = "disabled"; | |
| + }; | |
| + }; | |
| + | |
| +}; | |
| + | |
| +&codec { | |
| + status = "okay"; | |
| + mute-gpios = <&grf_gpio 0 GPIO_ACTIVE_LOW>; | |
| +}; | |
| + | |
| +&cpu0 { | |
| + cpu-supply = <&vdd_arm>; | |
| +}; | |
| + | |
| +&cpu1 { | |
| + cpu-supply = <&vdd_arm>; | |
| +}; | |
| + | |
| +&cpu2 { | |
| + cpu-supply = <&vdd_arm>; | |
| +}; | |
| + | |
| +&cpu3 { | |
| + cpu-supply = <&vdd_arm>; | |
| +}; | |
| + | |
| +&display_subsystem { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&emmc { | |
| + | |
| + supports-emmc; | |
| + no-sdio; | |
| + no-sd; | |
| + cap-mmc-highspeed; | |
| + disable-wp; | |
| + non-removable; | |
| + bus-width = <8>; | |
| + num-slots = <0x01>; | |
| + | |
| + pinctrl-names = "default"; | |
| + pinctrl-0 = <&emmc_clk &emmc_cmd &emmc_bus8>; | |
| + | |
| + vmmc-supply = <&vcc_io>; | |
| + vqmmc-supply = <&vcc_18>; | |
| + | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&sdmmc { | |
| + bus-width = <4>; | |
| + cap-mmc-highspeed; | |
| + cap-sd-highspeed; | |
| + card-detect-delay = <800>; | |
| + cd-gpios = <&gpio1 RK_PA5 GPIO_ACTIVE_LOW>; | |
| + disable-wp; | |
| + no-sdio; | |
| + pinctrl-names = "default"; | |
| + pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_dectn &sdmmc0_bus4>; | |
| + supports-sd; | |
| + status = "okay"; | |
| + vmmc-supply = <&vcc_sd>; | |
| +}; | |
| + | |
| +&sdio { | |
| + #address-cells = <1>; | |
| + #size-cells = <0>; | |
| + bus-width = <4>; | |
| + cap-sd-highspeed; | |
| + cap-sdio-irq; | |
| + disable-wp; | |
| + keep-power-in-suspend; | |
| + mmc-pwrseq = <&sdio_pwrseq>; | |
| + non-removable; | |
| + num-slots = <1>; | |
| + pinctrl-names = "default"; | |
| + pinctrl-0 = <&sdmmc1_bus4 &sdmmc1_cmd &sdmmc1_clk>; | |
| + supports-sdio; | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&sdmmc_ext { | |
| + #address-cells = <1>; | |
| + #size-cells = <0>; | |
| + bus-width = <4>; | |
| + cap-sd-highspeed; | |
| + cap-sdio-irq; | |
| + disable-wp; | |
| + keep-power-in-suspend; | |
| + max-frequency = <150000000>; | |
| + mmc-pwrseq = <&sdio_pwrseq>; | |
| + non-removable; | |
| + num-slots = <1>; | |
| + pinctrl-0 = <&sdmmc0ext_cmd &sdmmc0ext_clk &sdmmc0ext_bus4>; | |
| + pinctrl-names = "default"; | |
| + supports-sdio; | |
| + status = "disabled"; | |
| +}; | |
| + | |
| +&gmac2phy { | |
| + phy-supply = <&vcc_phy>; | |
| + | |
| + phy-mode = "rmii"; | |
| + | |
| + clock_in_out = "output"; | |
| + assigned-clocks = <&cru SCLK_MAC2PHY>; | |
| + assigned-clock-rate = <50000000>; | |
| + assigned-clock-parents = <&cru SCLK_MAC2PHY_SRC>; | |
| + tx_delay = <0x30>; | |
| + rx_delay = <0x10>; | |
| + | |
| + status = "okay"; | |
| + | |
| +}; | |
| + | |
| +&gpu { | |
| + status = "okay"; | |
| + mali-supply = <&vdd_logic>; | |
| +}; | |
| + | |
| +/* | |
| +&h265e { | |
| + status = "okay"; | |
| +}; | |
| +*/ | |
| + | |
| +&h265e_mmu { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&hdmi { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&spdif { | |
| + pinctrl-0 = <&spdifm0_tx>; | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&spdif_out { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&spdif_sound { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&hdmiphy { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&i2s0 { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&i2s1 { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&io_domains { | |
| + status = "okay"; | |
| + | |
| + vccio1-supply = <&vcc_io>; | |
| + vccio2-supply = <&vcc_18>; | |
| + vccio3-supply = <&vcc_io>; | |
| + vccio4-supply = <&vcc_18>; | |
| + vccio5-supply = <&vcc_io>; | |
| + vccio6-supply = <&vcc_io>; | |
| + pmuio-supply = <&vcc_io>; | |
| +}; | |
| + | |
| +&pinctrl { | |
| + pinctrl-names = "default"; | |
| + pinctrl-0 = <&clk_32k_out>; | |
| + | |
| + clk_32k { | |
| + clk_32k_out: clk-32k-out { | |
| + rockchip,pins = <1 RK_PD4 1 &pcfg_pull_none>; | |
| + }; | |
| + }; | |
| + | |
| + leds { | |
| + working_led: working-led { | |
| + rockchip,pins = <2 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none_2ma>; | |
| + }; | |
| + }; | |
| + | |
| + ir { | |
| + ir_int: ir-int { | |
| + rockchip,pins = <2 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>; | |
| + }; | |
| + }; | |
| + | |
| + pmic { | |
| + pmic_int_l: pmic-int-l { | |
| + rockchip,pins = <2 RK_PA6 RK_FUNC_GPIO &pcfg_pull_up>; | |
| + }; | |
| + }; | |
| + | |
| + sdio-pwrseq { | |
| + wifi_enable_h: wifi-enable-h { | |
| + rockchip,pins = <1 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none_4ma>;/*, | |
| + <1 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none_4ma>;*/ | |
| + }; | |
| + }; | |
| + | |
| + usb2 { | |
| + usb20_host_drv: usb20-host-drv { | |
| + rockchip,pins = <0 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>; | |
| + }; | |
| + }; | |
| + | |
| + usb3 { | |
| + usb30_host_drv: usb30-host-drv { | |
| + rockchip,pins = <0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>; | |
| + }; | |
| + }; | |
| + | |
| + wireless-wlan { | |
| + | |
| + /* | |
| + * SDIO host wake interrupt on YX_RK3328 board (sdio is attached to | |
| + * regular mmc controller mmc@ff510000) | |
| + */ | |
| + sdio_host_wake: sdio-host-wake { | |
| + rockchip,pins = <1 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>; | |
| + }; | |
| + | |
| + /* | |
| + * SDIO host wake interrupt on X88_PRO_B board (sdio is attached to | |
| + * alternative mmc controller mmc@ff5f0000) | |
| + */ | |
| + sdio_host_wake_ext: sdio-host-wake-ext { | |
| + rockchip,pins = <3 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>; | |
| + }; | |
| + | |
| + }; | |
| + | |
| +}; | |
| + | |
| +/* | |
| +&rkvdec { | |
| + status = "okay"; | |
| + vcodec-supply = <&vdd_logic>; | |
| +}; | |
| +*/ | |
| + | |
| +&rkvdec_mmu { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&threshold { | |
| + temperature = <80000>; /* millicelsius */ | |
| +}; | |
| + | |
| +&target { | |
| + temperature = <95000>; /* millicelsius */ | |
| +}; | |
| + | |
| +&soc_crit { | |
| + temperature = <100000>; /* millicelsius */ | |
| +}; | |
| + | |
| +&tsadc { | |
| + rockchip,hw-tshut-mode = <0>; | |
| + rockchip,hw-tshut-polarity = <0>; | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&uart0 { | |
| + | |
| + status = "okay"; | |
| + | |
| +}; | |
| + | |
| +&uart2 { | |
| + /delete-property/ dmas; | |
| + /delete-property/ dma-names; | |
| + | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&u2phy { | |
| + status = "okay"; | |
| + | |
| + u2phy_host: host-port { | |
| + status = "okay"; | |
| + }; | |
| + | |
| + u2phy_otg: otg-port { | |
| + status = "okay"; | |
| + }; | |
| +}; | |
| + | |
| +&usb20_otg { | |
| + dr_mode = "host"; | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&u3phy { | |
| + vbus-supply = <&vcc_host_vbus>; | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&u3phy_utmi { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&u3phy_pipe { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&usb_host0_ehci { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&usb_host0_ohci { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&usbdrd3 { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&usbdrd_dwc3 { | |
| + dr_mode = "host"; | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&vop { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&vop_mmu { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&vpu { | |
| + status = "okay"; | |
| + vcodec-supply = <&vdd_logic>; | |
| +}; | |
| + | |
| +&vpu_mmu { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +/* | |
| +&vepu { | |
| + status = "okay"; | |
| +}; | |
| +*/ | |
| + | |
| +&vepu_mmu { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&saradc { | |
| + vref-supply = <&vcc_18>; | |
| + status = "okay"; | |
| +}; | |
| + | |
| +/* | |
| +&rga { | |
| + status = "okay"; | |
| +}; | |
| +*/ | |
| + | |
| +&pwm0 { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&pwm1 { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&cpu0_opp_table { | |
| + | |
| + opp-1200000000 { | |
| + status = "disabled"; | |
| + }; | |
| + | |
| + opp-1296000000 { | |
| + status = "disabled"; | |
| + }; | |
| + | |
| + opp-1512000000 { | |
| + status = "disabled"; | |
| + }; | |
| + | |
| +}; | |
| + | |
| +&hdmi_sound { | |
| + status = "okay"; | |
| +}; | |
| + | |
| +&analog_sound { | |
| + status = "okay"; | |
| +}; |