

# A Novel Stochastic Polar Architecture for All-Digital Transmission

Chris Andriakopoulos, Kleanthis Papachatzopoulos, and Vassilis Paliouras

Electrical and Computer Engineering Department

University of Patras, Patras, Greece

Email: {chrisandriakopoulos, papachatz, paliouras}@ece.upatras.gr

**Abstract**—A novel architecture of an all-digital transmitter is proposed in this paper, introducing stochastic computation to a single-bit polar topology. The proposed architecture exploits the benefits of stochastic computing to simplify the design of an all-digital transmitter and minimize hardware complexity. Complexity reduction is achieved by implementing a digital oscillator as a cosine function in the stochastic domain instead of resorting to LUT-based or CORDIC-based implementations. An evaluation of the introduced all-digital polar architecture shows that the power spectral density of the transmitted passband signal is similar to that of a conventional transmitter. Synthesis of the proposed stochastic-enabled transmitter at a 28-nm FDSOI technology node reveals its minimal complexity requirements and 87.13% area reduction compared to conventional implementations.

**Index Terms**—stochastic computing, all-digital transmitters, GFSK modulation, Sigma-Delta modulation

## I. INTRODUCTION

Low-power and low-complexity techniques for wireless transceivers are getting crucially important for IoT devices and the corresponding applications [1]–[3]. Therefore, new architectures for all-digital transmitters constitute a large area of research. In this work, we propose a novel stochastic-based polar architecture for all-digital transmission, able to modulate and meet the basic power spectral density (PSD) specifications.

An all-digital transmitter architecture drives directly a RF power amplifier, with no requirements for high-speed and high-resolution RF DACs [4]. The passband signal at the transmitter output is traditionally constructed using analog components such as a voltage-controlled oscillator [1], [2] and a phase-locked loop; all-digital structures rely on digital components such as an all-digital phase-locked loop (ADPLL) [5] in direct digital synthesis (DDS) [3], [6]. Wang *et al.* [5] introduce an ultra-low power ADPLL that outputs a passband signal utilizing a digital-controlled oscillator, and corrects/modulates the phase error by a time-to-digital converter. The direct digital synthesizer (cf. [3], [6]) is an alternative of ADPLL. A DDS consists of a phase generator and a numerical oscillator, widely implemented as a look-up table (LUT). The phase generator is an accumulator, controlled by the frequency command word (FCW), that generates the phase of the carrier and is used to address the cosine LUT to derive the passband signal.

This research has been co-financed by the European Union and Greek national funds through the Operational Program Competitiveness, Entrepreneurship and Innovation, under the call RESEARCH-CREATE-INNOVATE (project code: T1EDK-02551).

Several transmitter architectures have been proposed in the literature aiming at improving the efficiency and reducing complexity. These transmitters are based on I/Q, polar or dynamic load [7] modulation techniques and all of them present trade-offs regarding to area complexity, power and bandwidth limitations. An I/Q modulator uses Cartesian modulation, while a polar modulator relies on baseband phase and magnitude to generate the transmit signal. The selection of the transmitter's architecture is guided by the passband signal specifications. For example, I/Q modulation technique is used in wide-band systems such as WCDMA and WLAN [8], while polar modulation is preferred in narrow-band systems such as GSM and EDGE [9]–[11].

In this paper, we propose a novel architecture for an all-digital polar transmitter employing GFSK modulation. The corresponding data are pre-modulated by a Gaussian low-pass filter (LPF), which reshapes the rectangle information pulses into frequency information. This paper builds on the simplicity of stochastic computing hardware to develop a low-complexity all-digital transmitter. In particular, the hardware-costly computation unit for the numerical oscillator, for example implemented as a sine function, is replaced by a stochastic-computation-based equivalent, which implements a stochastic cosine. Alternative architectures employ variations of the CORDIC algorithm [12], [13] for sine/cosine computation and the implementation of polar transmitters [9], [14]. Furthermore, a Sigma-Delta ( $\Sigma\Delta$ ) modulator is eliminated from the proposed architecture, since the transmitted signal is already encoded in a single-bit sequence by the stochastic stream at the cost of increased transmission spectrum noise.

The remainder of the paper is organized as follows: Section II reviews the arithmetic representations in stochastic computing. Section III introduces the architecture of proposed stochastic all-digital transmitter. The transmission characteristics of the proposed architecture are discussed in Section IV, while the respective hardware complexity is discussed in Section V. Finally, conclusions are discussed in Section VI.

## II. STOCHASTIC COMPUTING BASICS

In stochastic computing, a number  $x$  is mapped to a stochastic bit stream  $X = x_0x_1 \cdots x_{L-1}$ , with  $x_i \in \{0, 1\}$ ,




Fig. 1. Baseline all-digital polar transmitter based on direct digital synthesis.  $i = 0, 1, \dots, L-1$  in such a way that

$$x = \frac{1}{L} \sum_{i=0}^{L-1} x_i, \quad (1)$$

where  $x$  is the percentage of bits in  $X$  that assume the value of one. Clearly, stochastic representation is non-positional and all bits in bit stream  $X$  are of equal weight [15]. Eq. (1) implies that  $0 \leq x \leq 1$ . The particular straightforward encoding is commonly referred to as *unipolar*. Assume the transformation

$$y = 2x - 1, \quad (2)$$

which maps the interval  $[0, 1]$  to the interval  $[-1, 1]$ . By exploiting the inverse transformation

$$x = \frac{y + 1}{2}, \quad (3)$$

a number  $y$ ,  $y \in [-1, 1]$ , is initially mapped to  $x$ ,  $x \in [0, 1]$ , and subsequently mapped to a stochastic stream, thus effectively encoding  $y$  in the so-called *bipolar* encoding. Therefore signed numbers can also be mapped to an appropriately defined bipolar stochastic stream.

Basic arithmetic operations are reduced to single-gate implementations, while efficient techniques have been proposed that allow the computation of more involved arithmetic functions based on polynomial approximations [16]. The particular digital implementations require only a few logic gates. Furthermore, stochastic computations can be performed with no accuracy loss when employing converters based on linear feedback shift registers [17]. Computational latency can also be efficiently reduced for certain digital signal processing systems when employing noise-shaping converters [18].

### III. PROPOSED STOCHASTIC POLAR TRANSMITTER

This section introduces the proposed transmitter architecture that constitutes a stochastic alternative of the DDS. Fig. 1 depicts a baseline all-digital transmitter where  $\phi$  denotes the phase of the baseband signal computed by integrating the instantaneous frequency. The oversampled baseband phase  $\phi$  is added to the phase of the carrier,  $\phi_c$ , generated by integrating the FCW in Fig. 1, to form the passband phase,  $\phi_{\text{pass}}$ . In a conventional polar architecture this phase is used to address a LUT that stores the corresponding cosine values.

Here, a novel stochastic approach is employed aiming to minimizing the hardware complexity. Specifically, we propose the use of a stochastic circuit that implements the  $\cos \pi x$  function, instead of conventional LUT-based or other approximation-based solutions in the binary domain. For the implementation of the DDS, we propose the approximation of  $\cos \pi x$ . Function  $\cos \pi x$  is selected here to implement the




Fig. 2. The circuit diagram of stochastic implementation of  $\cos(\pi x)$  using twelfth-order Maclaurin polynomial.

stochastic numerical oscillator, instead of the conventional choice of  $\sin x$ , due to the availability of approximation techniques with sufficient accuracy in the stochastic domain. The advantage of a stochastic implementation of  $\cos \pi x$  over other trigonometric functions approximated in the stochastic domain, such as  $\sin x$ , is that the range offered by the approximation of  $\cos \pi x$  is  $[-1, 1]$  [16], which is convenient for the polar transmitter.

Parhi and Liu introduce approximations and architectures for nonlinear functions such as trigonometric, exponential and sigmoid functions, derived by truncated versions of Maclaurin series expansions [16]. The architecture proposed here, implements a truncated Maclaurin series for  $\cos \pi x$ , which includes terms up to the twelfth order, since more accuracy than the solution in [16] is required. The adopted approximation is

$$\cos \pi x \approx 1 - \frac{\pi^2 x^2}{2!} + \frac{\pi^4 x^4}{4!} - \frac{\pi^6 x^6}{6!} + \frac{\pi^8 x^8}{8!} - \frac{\pi^{10} x^{10}}{10!} + \frac{\pi^{12} x^{12}}{12!}. \quad (4)$$

Eq. (4) is re-expressed by defining  $S(x)$  and  $R(x)$ , as follows

$$S(x) = \frac{\pi^2 x^2}{2!} (2 \cdot \frac{\pi^2 x^2}{24} - 1) = 4.9348 x^2 (2 \cdot 0.4112 x^2 - 1) = 4.9348 \cdot R(x), \quad (5)$$

with  $R(x) = x^2 (2 \cdot 0.4112 x^2 - 1)$  and  $Q(x)$  as

$$Q(x) = 1 - \frac{\pi^6 x^6}{6!} + \frac{\pi^8 x^8}{8!} - \frac{\pi^{10} x^{10}}{10!} + \frac{\pi^{12} x^{12}}{12!} = 1 - 2 \cdot 0.6678 x^6 (1 - 0.1763 x^2 (1 - 0.1089 x^2) \cdot (1 - 0.0731 x^2)). \quad (6)$$

Using (5) and (6), approximation (4) is finally expressed as

$$\cos \pi x \approx Q(x) + 4.9348 \cdot R(x). \quad (7)$$

Using the technique by Parhi and Liu [16], the implementation of  $R(x)$  exploits the resemblance to the unipolar-to-bipolar conversion (2). Fig. 2 depicts the corresponding circuit for the stochastic implementation of  $\cos \pi x$  following (7). The  $SNG$  blocks are stochastic number generators which convert  $x$  to stochastic representation. Generator  $SNG_1$  produces a unipolar stochastic bit stream, while  $SNG_2$  generates a bipolar stochastic bit stream for the corresponding binary input  $x$ . As a result the stream at node  $n3$  is bipolar, while the stream




Fig. 3. Proposed implementation of stochastic transmitter.

at node  $n2$  is interpreted as converted from unipolar  $n1$  into bipolar format. The final output,  $y$ , is the scaled sum in bipolar format. Note that delay elements are used to decorrelate bit streams in the stochastic circuit; every path in Fig. 2 has a unique number of delay elements.

For every sample at the input of the stochastic cosine circuit in Fig. 2,  $n$  clock cycles in stochastic domain are required to output the corresponding stochastic word, where  $n$  is the length of the stochastic stream. In order to achieve sufficient accuracy of the corresponding stochastic information, the stochastic stream is required to be of sufficient length, namely  $\{64, 128, 256, 512\}$  bits.

#### IV. CHARACTERISTICS OF THE PROPOSED TRANSMITTER

This section compares the proposed and conventional architectures in terms of power spectral estimation (PSE) and BER performance.

##### A. Power Spectrum for a Test Case

As an illustrative example of the proposed concept, a GFSK modulator front-end and back-end is implemented, the carrier frequency is 150 MHz, the frequency separator is 500 kHz and the sampling ratio is 8. In conventional transmitter architectures, the quantized passband signal is modulated by a  $\Sigma\Delta$  modulator, amplified by Class-D amplifier and finally filtered by a bandpass filter (BPF) [4]. A  $\Sigma\Delta$  modulator is used in order to transfer the quantization noise out of the band, while BPF removes that noise afterwards.

In the proposed polar transmitter architecture, the LUT is replaced by the unit of stochastic cosine. Furthermore, the  $\Sigma\Delta$  modulator is removed, as a single-bit sequence for the transmitted signal is already produced by the stochastic unit. The stochastic stream, output of the stochastic cosine unit, is the transmitted signal,  $tx$ , in Fig. 3. The transmitted signal passes through a BPF in order to ensure the transmission remains within a pre-specified spectral mask. The stochastic encoding at the transmitter's output allows for a stochastic-based implementation of the BPF [19] that contributes further to area reduction. The stochastic signal contains a DC component resulting from the truncated polynomial approximation in stochastic domain, eliminated by the band-pass filter. Fig. 4 illustrates the normalized PSE of the transmitted signal when either the conventional or the proposed polar transmitter using the stochastic cosine is utilized. PSE estimation with the proposed transmitter refers to a stream length of 128 bits. Note that at the conventional transmitter, the quantized passband signal is noise-shaped and filtered afterwards.

It is necessary for the proposed transmitter to use a band-pass filter instead of a low-pass filter because the stochastic




Fig. 4. Normalized power spectral estimation of band-pass-filtered stochastic stream and conventional modulated by a first-order  $\Sigma\Delta$  structure.




Fig. 5. Power spectral density of transmitted signal using a conventional implementation and an approximation for the  $\cos \pi x$  function.

stream has a DC component in the corresponding PSD. Fig. 5 depicts PSDs of the passband signal generated by a conventional implementation for a cosine and the passband signal generated by the Maclaurin approximation of  $\cos \pi x$ . Fig. 5 proves that the DC component on the PSD of the reconstructed signal is effect of the approximation of *cosine*. Also note that *SNG* units in Fig. 2 introduce quantization error, depending on the length of the stochastic stream, that may lead to erroneous reconstructed value during conversion from stochastic to binary domain. The reconstruction of a long stochastic stream achieves better accuracy than relying on a short one, with the cost of different data rates for actual data and the stochastic stream.

##### B. BER Evaluation

In order to derive BER vs. noise plots, a passband AWGN channel model and an FSK non-coherent correlation demodulator [20, Fig. 2] are used. An AWGN is added to the band-pass-filtered stochastic stream of the stochastic cosine unit in Fig. 3. The noisy signal is demodulated by an FSK non-coherent correlation demodulator, which is proposed as an optimal FSK demodulator [20]. On the receiver side, the channel output, initially is down-converted to baseband by multiplying it with *sine* and *cosine* signals of carrier frequency and filtered by LPFs. The baseband *I* and *Q* branch are multiplied by *sine* and *cosine* signal, both with predefined frequency for bit

TABLE I  
HARDWARE COMPLEXITY OF PROPOSED STOCHASTIC-BASED AND CONVENTIONAL LUT- AND CORDIC-BASED POLAR TRANSMITTER AT 28 nm

$n$	Proposed Stochastic Transmitter			LUT-Based Transmitter		CORDIC-Based Transmitter		
	logic cells	area ( $\mu m^2$ )	area red. (%) <sup>1</sup>	logic cells	area ( $\mu m^2$ )	cordic stages	logic cells	area ( $\mu m^2$ )
7	198	189	69.37	2174	1143	5	915	618
8	244	220	68.18	3952	2059	5	1067	692
9	321	251	66.57	6279	3250	5	1108	753
10	328	261	69.51	10928	5206	5	1313	858
11	366	282	82.74	19900	9377	8	2617	1640
12	361	299	83.53	35577	16 685	8	2822	1820
16	574	428	87.13	323544	135 366	10	5496	3331

<sup>1</sup>Area reduction with respect to CORDIC implementation. Area estimations do not comprise the band-pass filter.




Fig. 6. BER comparison with certain stream lengths of the stochastic cosine values 0 and 1, respectively. The corresponding correlation values are integrated for symbol duration, while the decision unit compares the correlation values for 0 and 1, and makes a decision for the corresponding bit.

Fig. 6 illustrates the BER performance of the proposed transmitter for indicative stochastic stream lengths. Large-length streams for stochastic cosine representation asymptotically improve the BER performance, due to the accuracy of the reconstructed value to binary domain. Notice that the transmission is uncoded, while only data, without redundancy, are modulated and transmitted through an AWGN channel.

## V. HARDWARE COMPLEXITY

Regarding the hardware complexity of examined architectures, the introduced stochastic-based and conventional LUT-based and CORDIC-based transmitter implementations are synthesized using Cadence Genus at a 28-nm FDSOI technology node. The LUT-based implementation resembles that of Fig. 1, where quantized values of cosine function are stored in a LUT and drive a first-order  $\Sigma\Delta$  modulator [21]. In the CORDIC-based implementation, loop iterations corresponding to the estimation of cosine function are implemented in consecutive pipeline stages. The number of loop iterations, denoted as CORDIC stages, increase as computation precision increases. The output of last stage drives a  $\Sigma\Delta$  modulator. The main difference between the proposed stochastic-based and conventional architecture is the elimination of LUT- or CORDIC-based approximation and  $\Sigma\Delta$  modulator that relaxes significantly the requirements for hardware resources. The elimination of  $\Sigma\Delta$  modulator is traded off by the requirement for a second clock domain, with a frequency that is a multiple

of carrier frequency. Synthesis is performed for certain word-lengths, while LUT implementation outputs a 24-bit word [3]. Furthermore, conventional architectures for stochastic number generators that rely on primitive linear feedback shift registers are employed [15]. It is noted that the arithmetic accuracy of the stochastic approximation is controlled by the ratio of binary and stochastic domain operation frequencies. For a stochastic computation without an arithmetic accuracy loss, clock frequency of stochastic domain,  $f_{\text{stoch}}$ , should be  $f_{\text{stoch}} = 2^n f_{\text{bin}}$ , where  $f_{\text{bin}}$  is the operation frequency of binary domain that employs an  $n$ -bit fixed-point accuracy. Typically, it holds that  $f_{\text{bin}} = 4f_{\text{carrier}}$  [4]. Increasing the parallelism and using  $N$ -parallel stochastic units, operation frequency reduces to  $f_{\text{stoch}} = \frac{2^n}{N} f_{\text{bin}}$ . A parallel implementation relaxes the requirement for a very high operation frequency in stochastic domain. In the proposed architecture, pipeline structures separate the binary and stochastic clock domains. Accordingly in a LUT-based architecture, a pipeline register precedes the LUT.

Table I demonstrates the occupied area for the investigated transmitter architectures. Table I reveals that the resources of stochastic-based implementation minimally increase as fixed-point accuracy increases. This happens because bit-stream length increase affects only the complexity of stochastic number generators and not the remainder implementation of Fig. 3. On the contrary, LUT-based implementations occupy the maximum area. The complexity reduction achieved by the stochastic implementation is significant, increases with the increase of fixed-point accuracy and reaches almost 87.13% reduction of the occupied area.

## VI. CONCLUSIONS

In this paper we introduce a novel architecture for an all-digital GFSK transmitter, utilizing a stochastic cosine function. One of the main concerns for a transmitter is the hardware complexity, the performance in terms of power spectral density of the transmitted signal and the BER of the overall transmission. The proposed stochastic polar transmitter architecture achieves similar power spectrum with a corresponding conventional transmitter. Furthermore the BER performance improves asymptotically, as the length of the stochastic stream increases. Due to the availability of low-cost extremely simple stochastic filters, further processing of the passband signal becomes possible. Finally, this work shows that the stochastic transmitter is feasible and can be adopted in several low-cost resource-limited applications. The proposed architecture reduces area occupation by 87% at maximum.

## REFERENCES

- [1] A. Paidimarri, N. Ickes, and A. P. Chandrakasan, "A +10 dBm BLE Transmitter with sub-400 pW Leakage for Ultra-Low Duty Cycles," *IEEE Journal of Solid-State Circuits*, vol. 51, no. 6, pp. 1331–1346, 2016.
- [2] S. Diao, Y. Wang, C. Wang, F. Lin, and C. Heng, "VCO Design for Low-Power, High-Efficiency Transmitter Applications," in *2014 IEEE International Symposium on Radio-Frequency Integration Technology*, 2014, pp. 1–4.
- [3] C. Basetas, N. Temenos, and P. P. Sotiriadis, "Comparison of Recently Developed Single-Bit All-Digital Frequency Synthesizers in Terms of Hardware Complexity and Performance," in *2018 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 2018, pp. 1–5.
- [4] A. Frappé, A. Flament, B. Stefanelli, A. Kaiser, and A. Cathelin, "An All-Digital RF Signal Generator Using High-Speed  $\Delta\Sigma$  Modulators," *IEEE Journal of Solid-State Circuits*, vol. 44, no. 10, pp. 2722–2732, 2009.
- [5] B. Wang, Y. Liu, P. Harpe, J. van den Heuvel, B. Liu, H. Gao, and R. B. Staszewski, "A Digital to Time Converter with Fully Digital Calibration Scheme for Ultra-Low Power ADPLL in 40 nm CMOS," in *2015 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2015, pp. 2289–2292.
- [6] Y. H. Chen, T. H. Wang, S. C. Lin, J. H. Chen, and Y. J. E. Chen, "A Pulse-Modulated Polar Transmitter Using Direct Digital Synthesis for 5G NR Mobile Applications," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 10, pp. 1894–1898, 2020.
- [7] A. S. Tehrani, H. M. Nemati, H. Cao, T. Eriksson, and C. Fager, "Dynamic Load Modulation of High Power Amplifiers with Varactor-Based Matching Networks," in *2009 IEEE MTT-S International Microwave Symposium Digest*. IEEE, 2009, pp. 1537–1540.
- [8] M. S. Alavi, R. B. Staszewski, L. C. de Vreede, A. Visweswaran, and J. R. Long, "All-Digital RF  $I/Q$  Modulator," *IEEE Transactions on Microwave Theory and Techniques*, vol. 60, no. 11, pp. 3513–3526, 2012.
- [9] H.-Y. Ko, Y.-C. Wang, and A.-Y. Wu, "Digital Signal Processing Engine Design for Polar Transmitter in Wireless Communication Systems," in *2005 IEEE International Symposium on Circuits and Systems*. IEEE, 2005, pp. 6026–6029.
- [10] J. Mehta, R. B. Staszewski, O. Eliezer, S. Rezek, K. Waheed, M. Entezari, G. Feygin, S. Vemulapalli, V. Zoicas, C.-M. Hung *et al.*, "A 0.8 mm<sup>2</sup> All-Digital SAW-less Polar Transmitter in 65nm EDGE SoC," in *2010 IEEE International Solid-State Circuits Conference-(ISSCC)*. IEEE, 2010, pp. 58–59.
- [11] M. R. Elliott, T. Montalvo, B. P. Jeffries, F. Murden, J. Strange, A. Hill, S. Nandipaku, and J. Harrebek, "A Polar Modulator Transmitter for GSM/EDGE," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 12, pp. 2190–2199, 2004.
- [12] R. Andraka, "A survey of CORDIC algorithms for FPGA based computers," in *Proceedings of the 1998 ACM/SIGDA sixth International Symposium on Field Programmable Gate Arrays*, 1998, pp. 191–200.
- [13] J. Volder, "The CORDIC computing technique," in *Papers presented at the the March 3-5, 1959, western joint computer conference*, 1959, pp. 257–261.
- [14] T. Buckel, P. Preyler, A. Klinkan, D. Hamidovic, C. Preissl, T. Mayer, S. Tertinek, S. Brandstaetter, C. Wicpalek, A. Springer *et al.*, "A Novel Digital-Intensive Hybrid Polar-I/Q RF Transmitter Architecture," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 12, pp. 4390–4403, 2018.
- [15] S. Liu, W. J. Gross, and J. Han, "Introduction to Dynamic Stochastic Computing," *IEEE Circuits and Systems Magazine*, vol. 20, no. 3, pp. 19–33, 2020.
- [16] K. K. Parhi and Y. Liu, "Computing Arithmetic Functions using Stochastic Logic by Series Expansion," *IEEE Transactions on Emerging Topics in Computing*, vol. 7, no. 1, pp. 44–59, 2016.
- [17] M. H. Najafi and D. Lilja, "High Quality Down-Sampling for Deterministic Approaches to Stochastic Computing," *IEEE Transactions on Emerging Topics in Computing*, 2018.
- [18] K. Papachatzopoulos, C. Andriakopoulos, and V. Paliouras, "Novel Noise-Shaping Stochastic-Computing Converters for Digital Filtering," in *2020 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 2020.
- [19] K. K. Parhi and Y. Liu, "Architectures for IIR Digital Filters Using Stochastic Computing," in *2014 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 2014, pp. 373–376.
- [20] E. Lopelli, J. D. Van der Tang, and A. H. M. van Roermund, "A FSK Demodulator Comparison for Ultra-Low Power, Low Data-Rate Wireless Links in ISM Bands," in *Proceedings of the 2005 European Conference on Circuit Theory and Design*, 2005., vol. 2, 2005, pp. II/259–II/262.
- [21] M. José, "Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, no. 1, pp. 1–21, 2010.