## Q1) 15 Generations


Nchalem, Sandy Bridge, Ivy Bridge, Haswell, Broadwell, Broadwell, Broadwell, Broadwell, Broadwell, Skylake, Kaby Lake, Coffee Lake, Amber Lake, Whiskey Lake, Cennon Lake, Censcade Lake, Ice Lake, Comet Lake, Tiger Lake.

Q2) It has a seperated 8087 Floating Point Mahn Unit.

Address Bus 12 bit 14 bit 16 bit 32 20 bit 64 bit  N/A 16-32 K	Q3)	Processor	4004	8080	8086	80386	8068 <b>6</b> 64 bit	ĺ
ACCOUNTS NIA NIA NIA 16-32					0.71	32 200 bit	GUBIT	
Clock Rate 400-800 KHz 500-800 KHz 2NHz 2NHz 3.8+G		Cache	NIA	NIA		10-33		ı

QW a) Intel 8008

- b) Jutel 80286
- 0 80186
- d) 80286
- e) 86000 80586
- f) 80686
- g) 80686



Architecture is the same but one core is disabled in Core solo so it com be sold at a lower price.

08)	Processo	i3	is	;7
1	Core Court	2	4	8
	Turbo Boost	4 No	Yes	Yes
	Hyper Threading	Yes	No	Yes

<b>Q</b> 9)	Intel Core im Brand	17-1065 U  1 Product line Brand SKU Suffix Modifier	
		Generation	
		Indicator	

$$\frac{\text{Rio}}{\text{Programs}} = \frac{10,000,000}{1} \times \left( \frac{0.4 \times 10,000,000}{3} + \frac{0.35 \times 10,000,000}{5} + \frac{0.25 \times 10,000,000}{2} \right) \times \frac{1}{3 \times 10^{9}}$$

Easy to implement.

Easy to implement.

Has to operate at the speed of the stowest exples instruction.

Horder to implement

Com execute instructions at varying take

3

Q13) Single Cycle CPUS are inefficient

94)

Q15) In even pipelines all instructions proceed in sync whereas in weven pipelines some instructions might complete first and proceed to the next step while some still might not have completed.

Q16) Store ha result of he previously executed instruction.

(217) Structural Hazard = two or more instruction request the same resource.

Data Hagard = Rumning instruction (s) weed result of another incomplete instruction.

Corred Hozard = Occur when instructions change the PC.

Q18) Data Hazard

Qn)

O20) & RISC

CISC

Fixed Length Instructions

All instructions take same

number of cycles to

Complete.

Simples instructions

- Opposite of heat

Q1) requested blemory Model divides the memory into segments referred to by segment registers which store pointers. The 8086 used regmented model so it loued utilize a larger amount of memory them it I boil registers allowed. accounts

Pata and Stack related operations can be performed uprately from code related operations to improve security.

Different processes can share data if they need to.

### Q2) Real Mode

Only allows accus to IMil3 of muniory CS: IP adolrossing mode is used.

#### Protected Mude

Allows memory to be addressed by 32 bits.

Access to segmental registers is limited to the OS.

Supports larger data smutures them Real Mode.

#### long Mode

All registers are of 64 bits wide.

Qu) Processor 1		Data Bus	Address Bus
	8080	8 bit	14 bit
	8086	8 bit	16 bit
	80386	32 bit	32bit
x86-64		64 bit	64 bit

- QS) It has 16 bit an registers so which can only address G4 KiB (3) of numory.
- QG) OXASB8 \* OXID + DXD4E6 = OXASB80 + OXD4E6 = OX B3066
- Q7) like mis
- Sign (S) F Set if calculation result is negotive zero(z) = Set if result is zero Parity(P) = Set if number of 1 bik is even. comple) = set if last operation generated a consy or borrow. Aunillary (AC) = Used for BCD calculations.
- Qa) CS = Points to the short of the Code segment " Derta Segment " Stack Segment Entra Segment

# MAN BOUNDER (SO I BOUNDE BOUNDE WAR ASTRONOMY OF STATES (SO ME PROSENTAL)

BP: Point to he bottom of the years

SP= Points to the top of the stack

Points to a source inside the Data Segment

Points to a destination inside the Entra Segment

Boints to an instruction in the look segment

Q10) 16 exabytes of RAM can be addressed by 64 bits. Since his amount of RAM isn't manufactured and we wont weed all 64 bits to address current amounts of memory only 48 Bik are made addressable. Making all G4 bik addressable will make pointer calculations more complex and use mode

Qui) was

Advanager

fast, very

Memory is utilized very efficiently Takes her amount of storye space

### Diradvantiges

Hard to understand
Hard to debug
Not portable/crossplatform


NASM is an assembler and disassembler for intel x86 archirecture. It can produce multiple types of knowy formals like Elf and Coff NASM does not produce executables (other transcorn). NASM one put needs to be linked to executables.

Operande while some dont.

Loader : links object fins into one executable program.

Loader: loads programs and libraries into memory and
paparas them for execution.

845)



#### Section 3

Q1) Assembles Instructions = These instructions are converted into nactine code.

Pseudo Instructions = Assembler specific instructions.

Assembler Directives = Direct the assembler to do something

Q2) Moves data from one storage space to another.

mor syster, immediate

moi rod, 0x4141414141414141

more register, register

mer rax, rsp

mor memory, register

mor growd [var], rax

mor register, memory

mer rax, gword[vor]

09) register = rdi unmediate = 0xdead beet memory = dword [var]

Qu) To specify the entry point of the program

1 ds) . data = stores initialized constants and variables

· bes = groves minimalized data.

.text = stokes coole.

- Q6) A library function which requests a service from the
- Q7) SECTION, bss mystring rests 17
- D&) SECTION. data

  EXTI\_STATUS of SY

SECTION work bss

SECTION but

global -stant

-stant

mov ran, 0

mov rdi, 0

mov rsi, but

mov rom, 17

syscall

mov rax,

mov rdi, Exii\_SiAius

syscall

Q9) SECTION data
EXII-STATUS Qu 49

Q10) 0

Qu) Set breakpoints
Pouse execution
Check state of variables
Examine me stack
Examine me registers.

- Q12) To debug their code.
- Q13) Shell (command)
- Q14) into escapes copyString
- Q15) L 1,16
- Q16) set variable varl = 100
- 217) set disassembly-flavour intel
- Que) & A variable used for debugging purposes.

  set & ex = & exp

  print & en
- Dig break cline\_number } break 8

break & function)

breek - start

break cadolsess

break Oxdeadbeef

break on condition

break 10 if i == 4

O20) p < function>
call < function>
jump < function>