
# CS425 Computer Systems Architecture

**Fall 2022** 

# Dynamic Instruction Scheduling: Tomasulo



Instruction to scoreboard ⇒ data dependences ⇒ hazard detection and resolution centralized

Scoreboard: decides when the instruction can execute and when it can write its result

### CDC 6600 Scoreboard

- Speedup 1.7 for FORTRAN programs; 2.5 by hand (outdated measurements)
- Limitations of 6600 scoreboard:
  - No forwarding hardware
  - Limited to instructions in basic block (small window)
  - Small number of functional units (structural hazards), especially integer/load store units
    - Do not issue on structural hazards
  - Wait for WAR hazards
  - Prevent WAW hazards

# **Another Dynamic Algorithm: Tomasulo**

- IBM 360/91 3 years later than CDC 6600 (1966)
- Goal: High Performance without special compilers
- Differences between IBM 360 & CDC 6600 ISA
  - IBM has 4 FP registers vs. 8 in CDC 6600
  - IBM has memory-register ops
- Why study this?
  - lead to Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604...

# Register Renaming




- What happens with branches?
- Tomasulo can handle renaming across branches

## **Dependencies Between Instructions**

• (True) Data Dependences: two instructions are data dependent when there is a chain of RAW hazards between them.

#### Loop:




What happens in next iteration?

# Scoreboard Example: Cycle 17

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	<b>R</b> 3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2	13	14	16	

#### **WAR hazard!**

Why not write ADDD result?



#### Register result status:


Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU Mult1 Add Divide

## Tomasulo Algorithm vs. Scoreboard

- FU buffers called "reservation stations (RS)" and hold the register/variable values needed for execution
- The source registers are replaced with the actual values or pointers to the RSs that will produce the values. This is effectively register renaming.
  - avoids WAR, WAW hazards
  - more RSs than real registers (can do optimizations compilers can't!)
- Results arrive to the FUs from the RSs, not via register file, but over the Common Data Bus that broadcasts results to all FUs: bypassing of results
- Load and Stores use separate FUs with RSs as well
- Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue
- Control logic and buffers are distributed with the Functional Units (FUs)
   vs. centralized in Scoreboard


# **Tomasulo Organization (1/3)**

- Read operands from RF or CDB on issue
- CDB: no need for multiported RF
- Multiple instructions maybe ready for Write Result or Execution:
  - source of structural hazards i
     FUs or CDB is not enough
- Hazards on memory (effective address, next lectures)




# **Tomasulo Organization (2/3)**

 Register values or tags of FU that will produce the results



# **Tomasulo Organization (3/3)**

- Ten tags: 4-bit tags
  - -3 Adders
  - 2 Multipliers
  - -5 Load buffers



# Three Stages of the Tomasulo Algorithm

- Issue (dispatch): get a new instruction from the instruction queue
  - If there is a vacant reservation station (no structural hazard) then issue instruction and send operand values or keep track of the FU/RS that will produce the operand (register renaming)
- Execution: execute on the functional unit (FU)
  - when both operands are ready in the RS start execution
  - when not ready watch the Common Data Bus for the expected result
- Write result (commit): end of execution (WB)
  - write the result on the Common Data Bus so that all waiting FUs/RSs get the result, write to register file, mark reservation station available

### **Common Data Bus**

- Typical data bus: data + destination ("go to" bus)
- Common data bus: data + source/res. station tag ("come from" bus).
  - masters send to all slaves
  - does arbitration and the broadcast
  - 64 bits of data + 4 bits of Functional Unit source address
  - write result if it matches the expected Functional Unit (result producer)

### **Tomasulo Data Structures**

- Instruction status: the stage of each instruction
- Reservation station status:
  - Busy: marks if the RS is busy or not
  - Op: the operation to be executed (e.g., + or –)
  - Vj, Vk: the value of the source register
    - Store buffers have a single V field, value to store
  - Qj, Qk: the reservation stations which produce the source registers (value to be written)
    - Note: No ready flags as in Scoreboard; Qj=0, Qk=0 means ready
    - Store buffers only have Qi for RS producing result
- Register Result Status: show which FU/RS will write each register. Empty when no pending instructions write this register.

# **Tomasulo Example**

Clock

0

```
Instruction status:
                                   Exec Write
                                   Comp Result
                                                            Busy Address
   Instruction
                            Issue
                        \boldsymbol{k}
   L.D
                        R2
             F6
                  34 +
                                                      Load1
                                                              No
   L.D
             F2
                  45 +
                        R3
                                                      Load2
                                                              No
   MULT.D FO
                  F2
                                                      Load3
                        F4
                                                              No
   SUB.D
                  F6
                        F2
   DIV.D
            F10
                  FO
                        F6
   ADD.D
            F6
                  F8
                        F2
Reservation Stations:
                                           S2
                                    SI
                                                 RS
                                                       RS
           Time Name Busy
                             Op
                                           Vk
                                                 Qj
                                                       Qk
                 Add1
                        No
                 Add2
                        No
                 Add3
                        No
                 Mult1
                       No
                 Mult2
                       No
Register result status:
```

F0

FU

F2

F4


*F6* 

F8

F10

*F12* 

*F30* 



#### Instruction status: Exec Write Instruction Comp Result Busy Address kIssue Note: we can $\mathbf{V}_{\mathbf{e}\mathbf{c}}$ 34 + R2R2 LD F6 34 +1 Load1 have multiple 45+R3 LD 45 +**R**3 2 Load2 Yes F2 F4 MULTD FO Load3 No loads outstanding **SUBD** F2 F6 DIVD F10 FO F6 **ADDD** F8 F2 F6 Reservation Stations: *S*2 SIRS RS Time Name Busy Op $V_i$ VkQjQkAdd1 No Add2 No Add3 No Mult1 No Mult2 No Register result status: Clock *F2 F4 F6* F8 F10 *F12* F0F30 2 FULoad2 Load1

Exec Write

*S*2

RS

RS

#### Instruction status:

Comp Result Instruction  $\boldsymbol{k}$ Issue R2 LD F6 34+3 LD 45 +**R**3 MULTD FO F4 **SUBD** F6 DIVD F10 FO F6 **ADDD** F8 F2 F6

	Busy	Address
0 Load1	Yes	34+R2
1 Load2	Yes	45+R3
Load3	No	

**Load1 completes** 

#### Reservation Stations:


Time Name Busy Op $V_i$ VkQjQkAdd1 No Add2 No Add3  $N_{\Omega}$ Yes MULTD Mult1 R(F4) Load2 Mult2 | No

SI

Note: registers names are removed ("renamed") in Reservation Stations; MULTD issued vs. scoreboard

#### Register result status:

Clock 3



#### Instruction status: Exec Write Comp Result Busy Address Instruction $\boldsymbol{k}$ Issue R2 LD F6 34 +3 Load1 No 4 LD F2 45 +**R**3 4 0 Load2 Yes 45+R3 MULTD FO F2 F4 Load3 No **SUBD** F2 F6 4 DIVD F10 FO F6 **ADDD** F8 F2 F6 Reservation Stations: SI*S*2 RS RS Time Name Busy Op

# OpVjVkQjQkSUBDM(A1)Load2

Mult1 Yes MULTD R(F4) Load2
Mult2 No

#### Register result status:

Add1


Add2

Add3

Yes

No

No



Reg File M(A1)

**Load2 completes** 

```
Instruction status:
                                  Exec Write
                                                            Busy Address
                                  Comp Result
   Instruction
                       \boldsymbol{k}
                            Issue
                       R2
                                                             No
   LD
            F6
                 34 +
                                     3
                                                     Load1
                                           4
   LD
            F2
                 45 +
                       R3
                                           5
                                                     Load2
                                                             No
                                                     Load3
   MULTD
            FO
                  F2
                       F4
                                                             No
   SUBD
                  F6
                              4
   DIVD
            F10
                  FO
                              5
                       F6
   ADDD
                  F8
                       F2
            F6
Reservation Stations:
                                    SI
                                          S2
                                                RS
                                                       RS
           Time Name Busy
                            Op
                                          Vk
                                                Q_j
                                                       Qk
              2 Add1
                       Yes
                            SUBD M(A1) M(A2)
                Add2
                       No
                Add3
                       No
              10 Mult1
                       Yes MULTD M(A2) R(F4)
                Mult2
                      Yes DIVD
                                         M(A1) Mult1
```

Clock		FO	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
5	FU	Mult1				Add1	Mult2			
	·									
	Reg File		M(A2)		M(A1)					

#### Instruction status: Exec Write Busy Address Comp Result Instruction $\boldsymbol{k}$ Issue R2 LD F6 34 +3 Load1 No 4 LD 45 +**R**3 5 Load2 No Load3 MULTD FO F4 No **SUBD** F6 4 DIVD F10 FO 5 F6 **ADDD** F8 F2 F6 6


#### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

SI

# Issue ADDD here vs. scoreboard?

#### Register result status:



*S*2

RS

RS

#### Instruction status: Exec Write Comp Result Busy Address Instruction $\boldsymbol{k}$ Issue 34+ R2 LD F6 3 Load1 No 4 LD F2 45 +**R**3 4 5 Load2 No MULTD FO F4 Load3 No **SUBD** F2 F6 4 DIVD F10 FO 5 F6 **ADDD** F8 F2 F6 6


#### Reservation Stations:

Time Name	Busy	Op	Vj	Vk	Qj	Qk
0 Add1	Yes	SUBD	M(A1)	M(A2)		
Add2	Yes	ADDD		M(A2)	Add1	
Add3	No					
8 Mult1	Yes	MULTD	M(A2)	R(F4)		
Mult2	Yes	DIVD		M(A1)	Mult1	

SI

# Add1 completes; what is waiting for it?

#### Register result status:



*S*2

RS

RS

```
Instruction status:
                                  Exec Write
                                                            Busy Address
                                  Comp Result
   Instruction
                       \boldsymbol{k}
                            Issue
                       R2
                                                             No
   LD
            F6
                 34 +
                                     3
                                                     Load1
                                           4
   LD
            F2
                 45 +
                       R3
                                           5
                                                     Load2
                                                             No
   MULTD
            FO
                  F2
                       F4
                                                     Load3
                                                             No
   SUBD
                       F2
                                           8
                  F6
                              4
   DIVD
            F10
                  FO
                              5
                       F6
   ADDD
                  F8
                       F2
            F6
                              6
Reservation Stations:
                                          S2
                                    SI
                                                RS
                                                       RS
           Time Name Busy
                             Op
                                    V_i
                                          Vk
                                                 Qj
                                                       Qk
                Add1
                       No
                       Yes ADDD (M-M) M(A2)
               2 Add2
                Add3
                       No
               7 Mult1
                       Yes MULTD M(A2) R(F4)
                Mult2
                      Yes DIVD
                                         M(A1) Mult1
```

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	FU	Mult1			Add2		Mult2			
	D E'1		3.5(4.0)		3.67.4.15	(3.6.3.6)				
	Reg File		M(A2)		M(A1)	(M-M)				

```
Instruction status:
                                  Exec Write
                                                            Busy Address
                                  Comp Result
   Instruction
                       \boldsymbol{k}
                            Issue
                       R2
                                                             No
   LD
            F6
                 34 +
                                     3
                                           4
                                                     Load1
   LD
            F2
                 45 +
                       R3
                                           5
                                                     Load2
                                                             No
                                                     Load3
   MULTD
            FO
                  F2
                       F4
                                                             No
   SUBD
                       F2
                                           8
                  F6
                              4
   DIVD
            F10
                  FO
                       F6
                              5
   ADDD
                  F8
                       F2
            F6
                              6
Reservation Stations:
                                          S2
                                    SI
                                                RS
                                                       RS
           Time Name Busy
                             Op
                                    V_i
                                          Vk
                                                 Qj
                                                       Qk
                Add1
                       No
                       Yes ADDD (M-M) M(A2)
               1 Add2
                Add3
                       No
               6 Mult1
                       Yes MULTD M(A2) R(F4)
                Mult2
                      Yes DIVD
                                         M(A1) Mult1
```

Clock		FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
9	FU	Mult1			Add2		Mult2			
										_
	Reg File		M(A2)		M(A1)	(M-M)	)			


#### Instruction status: Exec Write Comp Result Busy Address Instruction $\boldsymbol{k}$ Issue 34+ R2 LD F6 3 Load1 4 LD F2 45 +**R**3 5 Load2 MULTD FO F4 Load3 **SUBD** 8 F6 4 DIVD F10 FO 5 F6 **ADDD** F8 F2 10 F6 6 SI*S*2 RS RS

#### Reservation Stations:

Time Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	No					
0 Add2	Yes	ADDD	(M-M)	M(A2)		
Add3	No					
5 Mult1	Yes	MULTD	M(A2)	R(F4)		
Mult2	Yes	DIVD		M(A1)	Mult1	

### Add2 completes; what is waiting for it?

#### Register result status:



No

No

No

Instruction	n stat	tus:			Exec	Write		
Instructio	n	j	k	Issue	Comp	Result		Busy
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	<b>R</b> 3	2	4	5	Load2	No
MULTD	FO	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	FO	<b>F6</b>	5				
ADDD	F6	F8	F2	6	10	11		

#### Reservation Stations:

Time Nar	ne Busy	Op	Vj	Vk	Qj	Qk
Ado	dl No					
Ado	12 No					
Ado	13 No					
4 Mu	lt1 Yes	MULTE	M(A2)	R(F4)		
Mu	lt2 Yes	DIVD		M(A1)	Mult1	


SI

# Write result of ADDD here vs. scoreboard?

Address

# All quick instructions complete in this cycle!

#### Register result status:




*S*2

RS

RS


```
Instruction status:
                                   Exec Write
                                   Comp Result
                                                             Busy Address
   Instruction
                        \boldsymbol{k}
                            Issue
                        R2
   LD
            F6
                  34 +
                                     3
                                                      Load1
                                                              No
                                            4
   LD
            F2
                  45 +
                        R3
                                            5
                                                      Load2
                                                              No
   MULTD
            FO
                  F2
                        F4
                                                      Load3
                                                              No
   SUBD
                        F2
                  F6
                                            8
                               4
   DIVD
            F10
                  FO
                               5
                        F6
   ADDD
                  F8
                        F2
                                     10
                                           11
            F6
                               6
Reservation Stations:
                                    SI
                                           S2
                                                 RS
                                                        RS
           Time Name Busy
                             Op
                                           Vk
                                                  Qj
                                                        Qk
                 Add1
                        No
                 Add2
                        No
                 Add3
                        No
               3 Mult1
                       Yes MULTD M(A2) R(F4)
                Mult2
                           DIVD
                                         M(A1) Mult1
                       Yes
```



```
Instruction status:
                                   Exec Write
                                   Comp Result
                                                             Busy Address
   Instruction
                        \boldsymbol{k}
                            Issue
                        R2
   LD
            F6
                  34 +
                                     3
                                                      Load1
                                                               No
                                            4
   LD
            F2
                  45 +
                        R3
                                            5
                                                      Load2
                                                              No
   MULTD
            FO
                  F2
                        F4
                                                      Load3
                                                              No
   SUBD
                        F2
                  F6
                                            8
                               4
   DIVD
            F10
                  FO
                               5
                        F6
   ADDD
                  F8
                        F2
                                     10
                                           11
            F6
                               6
Reservation Stations:
                                    SI
                                           S2
                                                 RS
                                                        RS
           Time Name Busy
                             Op
                                           Vk
                                                  Qj
                                                        Qk
                 Add1
                        No
                 Add2
                        No
                 Add3
                        No
               2 Mult1
                       Yes MULTD M(A2) R(F4)
                Mult2
                           DIVD
                                         M(A1) Mult1
                       Yes
```



```
Instruction status:
                                   Exec Write
                                   Comp Result
                                                             Busy Address
   Instruction
                        \boldsymbol{k}
                            Issue
                        R2
   LD
            F6
                  34 +
                                     3
                                                      Load1
                                                               No
                                            4
   LD
            F2
                  45 +
                        R3
                                            5
                                                      Load2
                                                              No
   MULTD
            FO
                  F2
                        F4
                                                      Load3
                                                              No
   SUBD
                        F2
                  F6
                                            8
                               4
   DIVD
            F10
                  FO
                               5
                        F6
   ADDD
                  F8
                        F2
                                     10
                                           11
            F6
                               6
Reservation Stations:
                                    SI
                                           S2
                                                 RS
                                                        RS
           Time Name Busy
                             Op
                                           Vk
                                                  Qj
                                                        Qk
                 Add1
                        No
                 Add2
                        No
                 Add3
                        No
               1 Mult1
                       Yes MULTD M(A2) R(F4)
                Mult2
                           DIVD
                                         M(A1) Mult1
                       Yes
```



```
Instruction status:
                                   Exec Write
                                   Comp Result
                                                             Busy Address
   Instruction
                        \boldsymbol{k}
                            Issue
   LD
            F6
                  34 +
                        R2
                                     3
                                                      Load1
                                                               No
                                            4
   LD
            F2
                  45 +
                        R3
                                            5
                                                      Load2
                                                              No
   MULTD
            FO
                  F2
                        F4
                                     15
                                                      Load3
                                                              No
   SUBD
                                            8
                  F6
                               4
   DIVD
            F10
                  FO
                               5
                        F6
   ADDD
                  F8
                        F2
                                     10
                                           11
            F6
                               6
Reservation Stations:
                                    SI
                                           S2
                                                 RS
                                                        RS
           Time Name Busy
                             Op
                                           Vk
                                                  Qj
                                                        Qk
                 Add1
                        No
                 Add2
                        No
                 Add3
                        No
               0 Mult1
                       Yes MULTD M(A2) R(F4)
                Mult2
                       Yes
                           DIVD
                                         M(A1) Mult1
```



```
Instruction status:
                                   Exec Write
                                   Comp Result
                                                             Busy Address
   Instruction
                        \boldsymbol{k}
                            Issue
                        R2
   LD
            F6
                  34 +
                                      3
                                                      Load1
                                                               No
                                            4
   LD
            F2
                  45 +
                        R3
                                            5
                                                      Load2
                                                               No
                                                      Load3
   MULTD
            FO
                  F2
                        F4
                                     15
                                            16
                                                              No
   SUBD
                  F6
                               4
   DIVD
            F10
                  FO
                               5
                        F6
   ADDD
                  F8
                        F2
                                     10
                                            11
            F6
                               6
Reservation Stations:
                                     SI
                                           S2
                                                  RS
                                                        RS
           Time Name Busy
                             Op
                                           Vk
                                                  Qj
                                                        Qk
                 Add1
                        No
                 Add2
                        No
                 Add3
                        No
                Mult1
                        No
              40 Mult2
                       Yes
                                   M*F4 M(A1)
                            DIVD
```



# After a few clock cycles...

```
Instruction status:
                                           Exec Write
                                           Comp Result
                                                                          Busy Address
    Instruction
                             \boldsymbol{k}
                                   Issue
                             R2
   LD
               F6
                     34 +
                                              3
                                                                  Load1
                                                                            No
                                                      4
   LD
               F2
                     45 +
                             R3
                                                      5
                                                                  Load2
                                                                            No
                                                                  Load3
   MULTD
               FO
                      F2
                             F4
                                             15
                                                     16
                                                                            No
   SUBD
                      F6
                                     4
    DIVD
               F10
                      FO
                                     5
                             F6
    ADDD
                      F8
                             F2
                                             10
                                                     11
               F6
                                     6
Reservation Stations:
                                            SI
                                                    S2
                                                            RS
                                                                    RS
              Time Name Busy
                                    Op
                                                     Vk
                                                            Qj
                                                                    Qk
                    Add1
                             No
                    Add2
                             No
                    Add3
                             No
                    Mult1
                             No
                  1 Mult2
                                  \frac{\text{DIVD}}{\text{M}} \frac{\text{M*F4}}{\text{M}} \frac{\text{M(A1)}}{\text{M}}
                            Yes
```

```
Clock
55
FU
F0
F2
F4
F6
F8
F10
F12
...
F30
Mult2

Reg File
M*F4 M(A2) (M-M+M) (M-M)
```

```
Instruction status:
                                  Exec Write
                                  Comp Result
                                                            Busy Address
   Instruction
                        k
                            Issue
                       R2
   LD
            F6
                 34 +
                                     3
                                                     Load1
                                                             No
                                           4
   LD
            F2
                 45 +
                       R3
                                           5
                                                     Load2
                                                             No
   MULTD
            FO
                  F2
                       F4
                                    15
                                           16
                                                     Load3
                                                             No
   SUBD
                  F6
                              4
   DIVD
            F10
                  FO
                              5
                                    56
                       F6
   ADDD
                  F8
                       F2
                                    10
                                           11
            F6
                              6
Reservation Stations:
                                    SI
                                          S2
                                                RS
                                                       RS
           Time Name Busy
                             Op
                                          Vk
                                                 Qj
                                                       Qk
                Add1
                       No
                Add2
                       No
```

DIVD

Mult2 is completing; what is waiting for it?

#### Register result status:

Add3


Mult1

0 Mult2


No

No

Yes




M\*F4 M(A1)





Time Name Busy OpVkQjQkAdd1 No Add2 No Add3 No Mult1 No M\*F4 M(A1) Mult2 Yes DIVD

In-order issue?
Out-of-order execute?
Out-of-order commit?



# Compare to Scoreboard: Cycle 62






- Why did it take longer on scoreboard/6600?
  - Structural Hazards
  - Lack of forwarding
  - WAR, WAW hazards cause stalls


### **Tomasulo Loop Example**

```
while (R1 > 0) { MEM[R1] = MEM[R1] * F2; R1 -= 8;}
Loop:
                        \mathbf{F0}
                             0
                                   R1
            LD
           MULTD
                       F4
                             F0
                                   F2
                       F4
                                   R1
            S.D
                       R1
                             R1
                                   #8
            SUBI
                       R1
            BNEZ
                             Loop
```


- Assume MULTD takes 4 clocks and R1 = 80 at start
- Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit) and stores take 1 clock (hit)
- We will show clocks for SUBI, BNEZ
- Reality: integer instructions move ahead/faster

### **Loop Example**








Instructi	on statu	s:				Exec	Write		7		
ITER	Instructi	on	j	$\boldsymbol{k}$	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1				Load3	No		
2	LD	F0	0	<b>R</b> 1				Store1	No		
2	MULTD	F4	FO	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	Reservation Stations: Time Name Busy				S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
2	80	Fu	Load1		Mult1						



Implicit renaming sets up "data-flow" graph







Instructi	on statu	s:				Exec	Write		2		
ITER	Instructi	ion	j	k	Issue	Compl	Result		Busy 2	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6			Store 1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	No		
2	SD	F4	0	<b>R</b> 1				Store3	No		
Reservat	1       LD       F0       0         1       MULTD       F4       F0         1       SD       F4       0         2       LD       F0       0         2       MULTD       F4       F0         2       SD       F4       0         Peservation Stations:       Time Name Busy Op       No         Add1       No       No         Add2       No       No         Add3       No         Mult1       Yes Multo         Pegister result status       F0				<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	Yes	Multd		<b>R</b> (F2)	Load2		<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	<i>F12</i>	•••	F30
7	72	Fu	Load2		Mult2	,					

Register file completely detached from computation

First and second iteration completely overlapped

Instructi	on statu	s:				Exec	Write		4		
ITER	Instructi	on	j	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6			Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	Yes	Multd		R(F2)	Load2		<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
8	72	Fu	Load2		Mult2						

F0

Fu Load2

F2

*F4* 

Mult2

F6 F8

Clock

**R**1

**72** 

Instructi	ion statu	as:				Exec	Write		0			
ITER	Instruct	ion	j	$\boldsymbol{k}$	Issue	Comp	Result	_	Busy 0	Addr	Fu	
1	LD	F0	0	R1	1	9		Load1	Yes	80		
1	MULTD	F4	F0	F2	2			Load2	Yes	72		
1	SD	F4	0	<b>R</b> 1	3			Load3	No			
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1	
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2	
2	SD	F4	0	R1	8			Store3	No			
Reserva	tion Stat	tions:			<i>S1</i>	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	<b>R</b> 1	Load1 completing:
	Add2	No						MULTD	F4	F0	F2	Load1 completing: who is waiting?
	Add3	No						SD	F4	0	<b>R</b> 1	3
	Mult1	Yes	Multd		R(F2)	Load1	-	SUBI	<b>R</b> 1	<b>R</b> 1	#8	
	Mult2	Yes	Multd		R(F2)	Load2	2	BNEZ	<b>R</b> 1	Loop		Dispatching SUBI
Register	result s	tatus										

F10 F12

*F30* 

F0

Fu Load2

F2

*F4* 

Mult2

Clock

**10** 

**R**1

**64** 

Instructi	ion statu	s:				Exec	Write					
ITER	Instruct	ion	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No			
1	MULTD	F4	F0	F2	2			Load2	Yes	72		
1	SD	F4	0	<b>R</b> 1	3			Load3	No			
2	LD	F0	0	<b>R</b> 1	6	10		Store1	Yes	80	Mult1	
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2	
2	SD	F4	0	<b>R</b> 1	8			Store3	No			
Reserva	tion Stat	ions:			S1	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	<b>R</b> 1	Load2 completing:
	Add2	No						MULTD	F4	F0	F2	Load2 completing: who is waiting?
	Add3	No						SD	F4	0	<b>R</b> 1	
4	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	<b>R</b> 1	<b>R</b> 1	#8	
	Mult2	Yes	Multd		<b>R</b> (F2)	Load2	,	<b>BNEZ</b>	<b>R</b> 1	Loop		Dispatching BNEZ
Register	result s	tatus										

F10 F12

*F30* 

F6 F8

Instructi	ion statu	<i>s</i> :				Exec	Write					
ITER	Instructi	ion	j	k	Issue	Сотр	Result	_	Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No			
1	MULTD	F4	F0	F2	2			Load2	No			
1	SD	F4	0	R1	3			Load3	Yes	64		
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1	
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2	
2	SD	F4	0	<b>R</b> 1	8			Store3	No			
Reserva	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	R1	Next load in
	Add2	No						MULTD	F4	F0	F2	sequence
	Add3	No						SD	F4	0	R1	•
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	<b>R</b> 1	#8	
4	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop		
Register	result si	tatus										
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30	
11	64	Fu	Load3		Mult2							

Instructi	ion statu	us:				Exec	Write					
ITER	Instruct	ion	j	k	Issue	Comp	Result	_	Busy	Addr	Fu	
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No			
1	MULTD	F4	F0	F2	2			Load2	No			
1	SD	F4	0	R1	3			Load3	Yes	64		
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1	
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2	
2	SD	F4	0	<b>R</b> 1	8			Store3	No			
Reserva	tion Stat	tions:			<i>S1</i>	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	<b>R</b> 1	Why not issue
	Add2	No						MULTD	F4	F0	F2	Why not issue third multiply?
	Add3	No						SD	F4	0	<b>R</b> 1	Structural hazard
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	<b>R</b> 1	<b>R</b> 1	#8	Structural Hazaru
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop		
Register	result s	tatus										

Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
12	64	Fu	Load3		Mult2						

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	$\dot{j}$	k	Issue (	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	<b>R</b> 1	#8
2	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	R1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
13	64	Fu	Load3		Mult2						

Fu Load3

Mult2

**14** 

**64** 

Instructi	on statu	s:				Exec	Write					
	Instruct	-	j	k	Issue		Result		Busy	Addr	Fu	
1	LD	F0	0	R1	1	9	10	Load1	No			
1	MULTD	F4	F0	F2	2	14		Load2	No			
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64		
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1	
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2	
2	SD	F4	0	<b>R</b> 1	8			Store3	No			
Reserva	tion Stat	ions:			S1	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	<b>R</b> 1	Mult1 completin
	Add2	No						MULTD	F4	F0	F2	Who is waiting?
	Add3	No						SD	F4	0	<b>R</b> 1	
0	Mult1	Yes	Multd	<b>M</b> [80]	R(F2)			<b>SUBI</b>	<b>R</b> 1	R1	#8	
1	Mult2	Yes	Multd	M[72]	<b>R</b> (F2)			<b>BNEZ</b>	<b>R</b> 1	Loop		
Register	result si	tatus										
Clock	R1		F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30	

Instructi	on statu	s:				Exec	Write					
ITER	Instruct	ion	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu	
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		]	
1	MULTD	F4	F0	F2	2	14	15	Load2	No			
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64		
2	LD	F0	0	<b>R</b> 1	6	10	11	Store 1	Yes	80	[80]*R2	
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72	Mult2	
2	SD	F4	0	<b>R</b> 1	8			Store3	No			
Reserva	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS					
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	R1	Mult2 completing:
	Add2	No						MULTD	F4	F0	F2	Mult2 completing: Who is waiting?
	Add3	No						SD	F4	0	R1	91
	Mult1	No						SUBI	<b>R</b> 1	R1	#8	
0	Mult2	Yes	Multd	M[72]	<b>R</b> (F2)			<b>BNEZ</b>	<b>R</b> 1	Loop		
Register	result si	tatus										
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30	
15	64	Fu	Load3		Mult2							

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	<b>R</b> 1	3	16		Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	Reservation Stations:				<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
16	64	Fu	Load3		Mult1						

Instruction status:				Exec Write							
ITER Instruction			j	k	Issue CompResult				Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	16	17	Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	No		
2	MULTD	F4	FO	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	<b>R</b> 1	8	17		Store3	Yes	64	Mult1
Reservation Stations:					<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register result status											
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
17	64	Fu	Load3		Mult1						

Instruction status:				Exec Write							
ITER Instruction			j	k	Issue CompResult				Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	16	17	Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	No		
2	SD	F4	0	R1	8	17	18	Store3	Yes	64	Mult1
Reservation Stations:					<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register result status											
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
18	64	Fu	Load3		Mult1						

### Tomasulo overlaps iterations of loops?

- Register renaming
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
  - Permit instruction issue to advance past integer control flow operations

# Tomasulo vs. Scoreboard (IBM 360/91 v. CDC 6600)

### **Tomasulo**

Pipelined Functional Units (6 load, 3 store, 3 +, 2  $x/\div$ ) window size: ≤ 14 instructions No issue on structural hazard WAR: renaming avoids them WAW: renaming avoids them Broadcast results from FU Control: reservation stations

### **Scoreboard**

Multiple Functional Units  $(1 load/store, 1 + , 2 x, 1 \div)$ ≤ 5 instructions same stall completion stall issue Write/read registers Central scoreboard

### **Tomasulo Drawbacks**

- Complexity
  - delays of 360/91, MIPS 10000, IBM 620?
- Many associative stores (CDB) at high speed
- Performance limited by Common Data Bus
  - Multiple CDBs => more FU logic for parallel associative stores