CS425
Computer Systems Architecture

Fall 2023

Re-Order Buffer:
Precise Exceptions and Speculation

Exception Behavior with ROB

$$CPI = CPI_{IDEAL} + Stalls_{STRUC} + Stalls_{RAW} + Stalls_{WAR} + Stalls_{WAW} + Stalls_{CONTROL}$$

• Have to maintain:
- **Data Flow**
- **Exception Behavior**

Dynamic instruction scheduling (HW)	Static instruction scheduling (SW/compiler)
Scoreboard (reduce RAW stalls)	Loop Unrolling
Register Renaming (reduce WAR & WAW stalls) •**Tomasulo** • **Reorder buffer**	SW pipelining
Branch Prediction (reduce control stalls)	Trace Scheduling
Multiple Issue (CPI < 1) **Multithreading** (CPI < 1)	

Device Interrupt

Network Interrupt

```
        ...
add    r1,r2,r3
subi   r4,r1,#4
slli   r4,r4,#2
```

Hiccup(!)

```
lw     r2,0(r4)
lw     r3,4(r4)
add    r2,r2,r3
sw     r2,8(r4)
        ...
```

Save PC
Disable Interrupts
Supervisor Mode

Restore PC
User Mode

Raise priority
Disable All Ints
Save registers

```
        ...
lw     r1,20(r0)
lw     r2,0(r1)
addi   r3,r0,#5
sw     r3,0(r1)
        ...
```

Restore registers
Clear current Int
Re-enable All Ints
Restore priority
```
RTE
```

Or Could be interrupted by disk

Note that priority must be raised to avoid recursive interrupts!

Types of Interrupts/Exceptions

- I/O device request
- Invoking an operating system service from a user program
- Breakpoint (programmer-requested interrupt)
- Integer arithmetic overflow
- FP arithmetic anomaly
- Page fault (not in main memory)
- Misaligned memory accesses (if alignment is required)
- Memory protection violation
- Using an undefined or unimplemented instruction
- Hardware malfunctions
- Power failure

Precise Interrupts/Exceptions

- An interrupt or exception is precise if there is an instruction (or interrupt point) for which:
  - All instructions before this instruction have fully completed
  - None of the instructions after this instructions (including the interrupting instruction) has modified the machine state

- This means that we can restart the execution from the interrupt point and still "get the correct results"
  - In the example: the Interrupt point is the `lw` instruction

External Interrupt

```
            ...
add     r1,r2,r3
subi    r4,r1,#4
slli    r4,r4,#2

lw      r2,0(r4)
lw      r3,4(r4)
add     r2,r2,r3
sw      r2,8(r4)
            ...
```

PC saved
Disable All Ints
Supervisor Mode

Restore PC
User Mode

Interrupt handler

Imprecise Interrupt/Exception

- An exception is imprecise if the processor state when an exception is raised does not look **exactly** as if the instructions were executed sequentially in strict program order

- Occurrence in two possibilities:
  - The pipeline may have already completed instructions that are later in program order
  - The pipeline may have not yet completed some instructions that are earlier in program order

Precise interrupt point requires multiple PCs when there are delayed branches

```
         addi   r4,r3,#4
         sub    r1,r2,r3
   PC:   bne    r1,there          ⟸   Interrupt point described as <PC, PC+4>
 PC+4:   and    r2,r3,r5
         <other insts>
```

```
         addi   r4,r3,#4
         sub    r1,r2,r3
   PC:   bne    r1,there              Interrupt point described as:
 PC+4:   and    r2,r3,r5          ⟸   <PC+4, there> (branch was taken)
         <other insts>                or
                                      <PC+4, PC+8> (branch was not taken)
```

Why do we need precise interrupts?

- Several interrupts/exceptions need to be restartable
  - i.e. TLB faults. Fix translation and then restart the faulting load/store
  - IEEE gradual underflow, illegal operation,

  e.g:
  $$f(x) = \frac{\sin(x)}{x}$$

  $$x \rightarrow 0 \qquad f(0) = \frac{0}{0} \Rightarrow NaN + illegal\_operation$$

  Want to take exception, replace *NaN* with 1, then restart.

- Restartability does not require *preciseness*. However, preciseness makes restarts *much simpler*

- Simplifies the Operating System (OS)
  - Less state needs to be saved away if unloading process.
  - Quick to restart (for fast interrupts)

Precise Exceptions in 5-stage RISC

- Exceptions may occur in different stages of the processor pipeline (i.e. out of order):
    - Arithmetic exceptions occur in execution stage
    - TLB faults can occur in instruction fetch or memory stage

- How do we guarantee precise exceptions? Mark the instructions with an "exception status" and wait until the WB stage to take the exception
    - Interrupts are marked as NOPs (like bubbles) that are placed into pipeline instead of an instruction.
    - Assume that interrupt condition persists in case NOP flushed
    - Clever instruction fetch might start fetching instructions from interrupt vector, but this is complicated and needs to switch to supervisor mode, saving of one or more PCs, etc

Another look at the exception problem

Time →

Program Flow ↓

Data TLB	IFetch	Dcd	Exec	Mem	WB
Bad Inst		IFetch	Dcd	Exec	Mem	WB
Inst TLB fault			IFetch	Dcd	Exec	Mem	WB
Overflow				IFetch	Dcd	Exec	Mem	WB

- Use the pipeline!
  - Each instruction has an exception status field.
  - Keep the PCs for every instruction in the pipeline.
  - Check the exception status when the instruction reaches the WB stage

- When an instruction reaches the WB stage and has an exception:
  - Save PC $\Rightarrow$ EPC, Interrupt vector addr $\Rightarrow$ PC
  - Convert all fetched instructions to NOPs

- It works because of in-order completion/WB

Scoreboard Example: Cycle 62

Instruction status:

				Issue	*Read Oper*	*Exec Comp*	*Write Result*
Instruction		*j*	*k*				
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

In-order issue

Out-of-order execute

Out-of-order commit!

Functional unit status:

Time	Name	*Busy*	*Op*	*dest Fi*	*S1 Fj*	*S2 Fk*	*FU Qj*	*FU Qk*	*Fj? Rj*	*Fk? Rk*
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status:

Clock		*F0*	*F2*	*F4*	*F6*	*F8*	*F10*	*F12*	*...*	*F30*
62	*FU*									

Tomasulo Example: Cycle 57

Instruction status:

Instruction		j	k	Issue	Exec Comp	Write Result		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No	
LD	F2	45+	R3	2	4	5	Load2	No	
MULTD	F0	F2	F4	3	15	16	Load3	No	
SUBD	F8	F6	F2	4	7	8			
DIVD	F10	F0	F6	5	56	57			
ADDD	F6	F8	F2	6	10	11			

Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	Yes	DIVD	M*F4	M(A1)		

In-order issue

Out-of-order execute

Out-of-order commit!

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
56	FU						Result			
	Reg File	M*F4	M(A2)		(M-M+M)	(M-M)				

Issue: "Fetch" unit

Instruction Fetch with Branch Prediction

Instructions for Execution

Out-Of-Order Execution Unit

Return to the right path when the outcome of the branch is known

- Instructions from a potentially mispredicted branch path have been already executed.

- Instruction fetch decoupled from execution

Branch must execute fast for loop overlap!

- In the loop-unrolling example, we assume that the branches are executed from a "fast" integer unit to achieve overlap!

```
Loop:       LD          F0      0       R1
            MULTD       F4      F0      F2
            SD          F4      0       R1
            SUBI        R1      R1      #8
            BNEZ        R1      Loop
```

- What happens if the branch depends on the outcome of MULTD?
  – We lose all benefits
  – We have to predict the outcome of the branch
  – If we predict "taken" the prediction would be correct most of the time.

Prediction: Branches, Dependencies, Data

- Branch Prediction is necessary for good performance
- We studied branches in the previous lecture. Modern architectures now predict many things: data dependencies, actual data, and results of groups of instructions

- Why does prediction work?
  – Underlying algorithm has regularities.
  – Data that is being operated on has regularities.
  – Instruction sequence has redundancies that are artifacts of way that humans/compilers think about problems.

Problem: Out-of-Order Completion

- Scoreboard and Tomasulo operate as follows:
  - In-order issue, out-of-order execution, out-of-order completion

- We need a way to synchronize the completion stage of instructions with the program order (i.e. with issue-order)
  - Easiest way is with in-order completion (i.e. re-order buffer)
  - Other Techniques (Smith paper): Future File, History Buffer

Precise Interrupts and Speculation:

- During the Issue stage of instructions we operate as if as we are predicting that all previous instructions do not generate exceptions
  - Branch prediction, data prediction
  - If we speculate and are wrong, need to back up and restart execution to the point at which we predicted incorrectly
  - This is exactly same as precise exceptions!

- Common technique for precise interrupts/exceptions and speculation: **in-order completion or commit**
  - All modern out-of-order processors typically use a form of re-order buffer (ROB)

HW support for precise interupts/exceptions

- Idea behind Reorder Buffer (ROB): keep the instructions in a FIFO, with the exact order that they are issued.
  - Each ROB entry contains PC, dest reg/mem, result, exception status
- When an instruction completes execution then the results are placed in the allocated entry in the ROB.
  - Supplies operands to other instruction between execution complete & commit ⇒ more registers like RS
  - Tag results with ROB buffer number instead of reservation station
- The instructions change the machine state at the commit stage not on the WB ⇒ in order commit ⇒ values at head of ROB are placed in registers
- This technique allows us to cancel/squash speculatively executed instructions during mispredicted branches or exceptions

Commit path

Reorder Buffer

FP Op Queue

FP Regs

Res Stations

Res Stations

FP Adder

FP Adder

HW Support for Reorder Buffer (ROB)?

Dest Reg **Result** **Instr. Type** **Exceptions?** **Ready** **Program Counter**

Reorder Table

FP Op Queue

Compare network

Reorder Buffer

FP Regs

Res Stations

Res Stations

FP Adder

FP Adder

- How do we find the last "version" of each register ?

- Multi-ported ROB like the register file

- Integrate store buffer into ROB since we have in order commit. Stores use Result field for ROB tag until data ready on CDB.

- Can we also integrate the reservation stations ?

Tomasulo with ROB: Basic Block Diagram

Four Stages of Tomasulo with ROB

1. **Issue:** Get Instruction from Op Queue
   - If there are free reservation stations and reorder buffer slot, issue instr & send operands & reorder buffer no. for destination (sometimes called "dispatch")

2. **Execution:** Execute the Instruction in the Execution Unit (EX)
   - When the values of the 2 source regs are ready then execute the instruction; otherwise, watch CDB for result; when both in reservation station, execute; checks RAW ("issue")

3. **Write result:** End of Execution (WB)
   - Write on Common Data Bus to all awaiting FUs & reorder buffer; mark reservation station available.

4. **Commit:** Update the dst reg with the value from the reorder buffer
   - When instr. at head of reorder buffer & result present, update register with result (or store to memory) and remove instr from reorder buffer. Mispredicted branch or exception flushes reorder buffer. (also called "graduation" or "retirement")

Tomasulo With Reorder buffer

FP Op Queue

Dest. Value   Instr. Type   Ready

Reorder Buffer

			ROB7
			ROB6
			ROB5
			ROB4
			ROB3
			ROB2
F0		L.D F0,10(R2)	N	ROB1

Commit ptr

Registers

Dest shows #ROB

Dest

Dest

ROB1

Dest

1	10+R2

Reservation Stations

FP adders

FP multipliers

Newest

Oldest

To Memory

from Memory

Reorder buffer (after 2 cycles)

FP Op Queue

Reorder Buffer

Dest. Value		Instr. Type	Ready	
				ROB7
				ROB6
				ROB5
				ROB4
F2		DIV.D F2,F10,F6	N	ROB3
F10		ADD.D F10,F4,F0	N	ROB2
F0		L.D F0,10(R2)	N	ROB1

Commit ptr

Newest

Oldest

Registers

To Memory

from Memory

"2" means ROB2

Dest

2	ADDD	R(F4),ROB1	

Dest

3	DIVD	ROB2,R(F6)	

Reservation Stations

Dest

1	10+R2

FP adders

FP multipliers

Reorder buffer (after 3 cycles)

FP Op Queue

Reorder Buffer

Commit ptr

Dest.	Value	Instr. Type	Ready	
				ROB7
F0		ADD.D F0,F4,F6	N	ROB6
F4		L.D F4,0(R3)	N	ROB5
--		BNE F2,<…>	N	ROB4
F2		DIV.D F2,F10,F6	N	ROB3
F10		ADD.D F10,F4,F0	N	ROB2
F0		L.D F0,10(R2)	N	ROB1

Newest

Oldest

Registers

To Memory

from Memory

Reservation Stations

Dest

2	ADDD	R(F4),ROB1
6	ADDD	ROB5, R(F6)

FP adders

Dest

3	DIVD	ROB2,R(F6)

FP multipliers

Dest

1	10+R2
5	0+R3

Reorder buffer (after 1 cycle)

FP Op Queue

Reorder Buffer

	Dest.	Value	Instr. Type		Ready	
R3	ROB5		S.D F4,0(R3)		N	ROB7
F0			ADD.D F0,F4,F6		N	ROB6
F4			L.D F4,0(R3)		N	ROB5
--			BNE F2,<…>		N	ROB4
F2			DIV.D F2,F10,F6		N	ROB3
F10			ADD.D F10,F4,F0		N	ROB2
F0			L.D F0,10(R2)		N	ROB1

Commit ptr

Newest

Oldest

Registers

To Memory

from Memory

Reservation Stations

Dest

2	ADDD	R(F4),ROB1
6	ADDD	ROB5, R(F6)

Dest

3	DIVD	ROB2,R(F6)

FP adders

FP multipliers

Dest

1	10+R2
5	0+R3

CS425 – Vassilis Papaefstathiou

25

Tomasulo With Reorder buffer

FP Op Queue

Reorder Buffer

Dest.	Value	Instr. Type	Ready	
R3	M[A1]	S.D F4,0(R3)	Y	ROB7
F0	<val2>	ADD.D F0,F4,F6	Ex	ROB6
F4	M[A1]	L.D F4,0(R3)	Y	ROB5
--		BNE F2,<…>	N	ROB4
F2		DIV.D F2,F10,F6	N	ROB3
F10		ADD.D F10,F4,F0	N	ROB2
F0		L.D F0,10(R2)	N	ROB1

Commit ptr

Newest

Oldest

Registers

To Memory

from Memory

Reservation Stations

Dest		
2	ADDD	R(F4),ROB1

FP adders

Dest		
3	DIVD	ROB2,R(F6)

FP multipliers

Dest	
1	10+R2

Tomasulo With Reorder buffer

FP Op Queue

Reorder Buffer

	Dest. Value		Instr. Type	Ready	
R3	M[A1]		S.D F4,0(R3)	Y	ROB7
F0	<val2>		ADD.D F0,F4,F6	Ex	ROB6
F4	M[A1]		L.D F4,0(R3)	Y	ROB5
--			BNE F2,<…>	N	ROB4
F2			DIV.D F2,F10,F6	N	ROB3
F10			ADD.D F10,F4,F0	N	ROB2
F0	M[A2]		L.D F0,10(R2)	Y	ROB1

Commit ptr

Newest

Oldest

Registers

To Memory

from Memory

Reservation Stations

Dest

2	ADDD	R(F4),M[A2]

FP adders

Dest

3	DIVD	ROB2,R(F6)

FP multipliers

Dest

CS425 – Vassilis Papaefstathiou

27

Tomasulo With Reorder buffer

FP Op Queue

Reorder Buffer

Commit ptr

Dest.	Value	Instr. Type	Ready	
R3	M[A1]	S.D F4,0(R3)	Y	ROB7
F0	<val2>	ADD.D F0,F4,F6	Ex	ROB6
F4	M[A1]	L.D F4,0(R3)	Y	ROB5
--		BNE F2,<…>	N	ROB4
F2		DIV.D F2,F10,F6	N	ROB3
F10		ADD.D F10,F4,F0	N	ROB2
				ROB1

Newest

Oldest

Registers

M[A2]

To Memory

from Memory

Dest

2	ADDD	R(F4),M[A2]

Reservation Stations

Dest

3	DIVD	ROB2,R(F6)

Dest

FP adders

FP multipliers

Tomasulo With Reorder buffer

Reorder buffer: Precise Exceptions

FP Op Queue

Reorder Buffer

Dest.	Value	Instr. Type	Ready	
--	M[10]	S.D F4,0(R3)	Y	ROB7
F0	<val2>	ADD.D F0,F4,F6	Ex	ROB6
F4	M[10]	L.D F4,0(R3)	Y	ROB5
--		BNE F2,<…>	N	ROB4
F2		DIV.D F2,F10,F6	Ex	ROB3
F10		ADD.D F10,F4,F0	Y	ROB2
F0		L.D F0,10(R2)	Y	ROB1

Newest

Oldest

Many Exceptions?

Registers

To Memory

from Memory

Dest

2	ADDD	R(F4),ROB1	

Dest

3	DIVD	ROB2,R(F6)	

Dest

1	10+R2

Reservation Stations

FP adders

FP multipliers

Reorder buffer: Branch Misprediction

FP Op Queue

Reorder Buffer

Commit ptr

Branch misprediction?

Dest.	Value	Instr. Type	Ready	
R3	M[A1]	S.D F4,0(R3)	Y	ROB7
F0	\<val2\>	ADD.D F0,F4,F6	Ex	ROB6
F4	M[A1]	L.D F4,0(R3)	Y	ROB5
--		BNE F2,\<...\>	Y	ROB4
F2		DIV.D F2,F10,F6	N	ROB3
F10		ADD.D F10,F4,F0	N	ROB2
				ROB1

Newest

Oldest

Registers

M[A2]

To Memory

from Memory

Dest

2	ADDD	R(F4),M[A2]

Dest

3	DIVD	ROB2,R(F6)

Dest

Reservation Stations

FP adders

FP multipliers

Reorder buffer: Branch Misprediction

FP Op Queue

Reorder Buffer

Commit ptr

**Branch misprediction
Flush ROB=> Exception gone**

Dest. Value	Instr. Type	Ready	
			ROB7
			ROB6
			ROB5
--	BNE F2,<…>	Y	ROB4
F2	DIV.D F2,F10,F6	N	ROB3
F10	ADD.D F10,F4,F0	N	ROB2
			ROB1

Newest

Oldest

Registers

M[A2]

To Memory

from Memory

Dest

2	ADDD	R(F4),M[A2]

Dest

3	DIVD	ROB2,R(F6)

Dest

Reservation Stations

FP adders

FP multipliers

Tomasulo With Reorder buffer

FP Op Queue

Reorder Buffer

Dest. Value		Instr. Type	Ready	
--	M[10]	S.D F4,0(R3)	Y	ROB7
F0	<val2>	ADD.D F0,F4,F6	Ex	ROB6
F4	M[10]	L.D F4,0(R3)	Y	ROB5
--		BNE F2,<...>	N	ROB4
F2		DIV.D F2,F10,F6	N	ROB3
F10		ADD.D F10,F4,F0	N	ROB2
F0		L.D F0,10(R2)	N	ROB1

Newest

Oldest

What about memory hazards???

Registers

Dest

2 ADDD R(F4).ROB1	

Dest

3 DIVD ROB2.R(F6)	

To Memory

from Memory

Dest

1	0+R2

Reservation Stations

FP adders

FP multipliers

Memory Disambiguation: WAW/WAR Hazards

- Like Hazards in Register File, we must avoid hazards through memory:
  - WAW and WAR hazards through memory are eliminated with speculation because the actual updating of memory occurs in order, when a store is at the head of the ROB, and hence, no earlier loads or stores can still be pending.

Memory Disambiguation: RAW Hazards

- <u>Challenge:</u> Given a load that follows a store in program order, are these two related?
    - What if there is a RAW hazard between the store and the load?

      ```
      Eg:     SD      R5,0(R2)
              LD      R6,0(R3)
      ```

- Can we proceed and issues the load to the memory system?
    - Store address could be delayed for a long time by some calculation that leads to R2 (e.g. divide).
    - We might want to issue/begin execution of both operations in same cycle.
    - **Solution1:** Answer is that we are not allowed to start load until we know that address 0(R2) ≠ 0(R3)
    - **Solution2:** We might guess at whether or not they are dependent (called "dependence speculation") and use reorder buffer to fixup if we are wrong.

HW support for Memory Disambiguation

- Store buffer keeps all pending stores to memory, in program order
    - Keep track of address (when becomes available) and value (when becomes available)
    - FIFO ordering: will retire stores from this buffer in program order

- When issuing a load, record the head of the store buffer (which stores precede)

- When we have the address of the load, check the buffer:
    - If *any* store prior to load is waiting for its address, stall load
    - If load address matches earlier store address (associative lookup), then we have a *memory-induced RAW hazard*:
        o store value available $\Rightarrow$ return value
        o store value not available $\Rightarrow$ return ROB number of source
    - Otherwise, send out request to memory

- Stores commit in order, there are no WAW/WAR hazards in memory.

Memory Disambiguation

FP Op Queue

Reorder Buffer

10+R3

address in ROB

			Done?	
				ROB7
				ROB6
				ROB5
F4	ROB3	L.D F4, 10(R3)	N	ROB4
10+R3	ROB2	S.D F5, 10(R3)	N	ROB3
F5		L.D F5,32(R2)	N	ROB2
R3	R[F4]	S.D F4, 0(R3)	Y	ROB1

Newest

Oldest

Registers

To Memory

from Memory

Dest

Dest

Reservation Stations

FP adders

FP multipliers

Dest

2	32+R2

Register Renaming

```
DIV.D      F0,F2,F4          register          DIV.D      F0,F2,F4
ADD.D      F6,F0,F8          renaming          ADD.D      S,F0,F8
S.D   WAW  F6,0(R1) WAR                 →      S.D        S,0(R1)
SUB.D      F8,F10,F14                          SUB.D      T,F10,F14
MUL.D      F6,F10,F8                           MUL.D      F6,F10,T
```

- What happens with branches?
- Tomasulo can handle renaming across branches

Explicit register renaming

F0	F2	F4	F6	F8	F10	F12	F14	F16	F18	F20	F22	F24	F26	F28	F30
P0	P2	P4	P6	P8	P10	P12	P14	P16	P18	P20	P22	P24	P26	P28	P30

Current Map Table

Done?

Newest

Oldest

| P32 | P34 | P36 | P38 | · · · | P60 | P62 |

Freelist

- Hardware equivalent of static, single-assignment (SSA) compiler form

- Physical register file bigger than ISA register file (e.g. 32 Phys regs και 16 ISA regs)

- Upon issue, every instruction that write a register allocates a new physical register from the freelist

Explicit register renaming

F0	F2	F4	F6	F8	F10	F12	F14	F16	F18	F20	F22	F24	F26	F28	F30
P32	P2	P4	P6	P8	P10	P12	P14	P16	P18	P20	P22	P24	P26	P28	P30

Current Map Table

Done?

Newest

| P34 | P36 | P38 | P40 | • • • | P60 | P62 |

Freelist

Oldest

| F0 | P0 | LD P32,10(R2) | | N |

Issue LD F0,10(R2)

- Note that physical register P0 is "dead" (or not "live") past the point of this load.
  - When we commit the load, we free up

Explicit register renaming

F0	F2	F4	F6	F8	F10	F12	F14	F16	F18	F20	F22	F24	F26	F28	F30
P32	P2	P4	P6	P8	P34	P12	P14	P16	P18	P20	P22	P24	P26	P28	P30

Current Map Table

Done?

Newest

F10	P10	ADDD P34,P4,P32	N
F0	P0	LD P32,10(R2)	N

Oldest

P36	P38	P40	P42	⋯	P60	P62

Freelist

Issue ADD F10,F4, F0

Explicit register renaming

F0	F2	F4	F6	F8	F10	F12	F14	F16	F18	F20	F22	F24	F26	F28	F30
P32	P36	P4	P6	P8	P34	P12	P14	P16	P18	P20	P22	P24	P26	P28	P30

Current Map Table

Done?

--			
--		BNE P36,<…>	N
F2	P2	DIVD P36,P34,P6	N
F10	P10	ADDD P34,P4,P32	N
F0	P0	LD P32,10(R2)	N

Newest

Oldest

P38	P40	P42	P44	· · ·	P60	P62

Freelist

P32	P36	P4	P6	P8	P34	P12	P14	P16	P18	P20	P22	P24	P26	P28	P30

P38	P40	P44	P48	· · ·	P60	P62

Checkpoint at BNE instruction

Explicit register renaming

F0	F2	F4	F6	F8	F10	F12	F14	F16	F18	F20	F22	F24	F26	F28	F30
P40	P36	P38	P6	P8	P34	P12	P14	P16	P18	P20	P22	P24	P26	P28	P30

Current Map Table

Done?

--		SD P40,0(R3)	Y
F0	P32	ADDD P40,P38,P6	Y
F4	P4	LD P38,0(R3)	Y
--		BNE P36,<…>	N
F2	P2	DIVD P36,P34,P6	N
F16	P10	ADDD P34,P4,P32	Y
F0	P0	LD P32,10(R2)	Y

Newest

Oldest

P42	P44	P48	P50	· · ·	P0	P10

Freelist

P32	P36	P4	P6	P8	P34	P12	P14	P16	P18	P20	P22	P24	P26	P28	P30

P38	P40	P44	P48	· · ·	P60	P62

Checkpoint at BNE instruction

Explicit register renaming

F0	F2	F4	F6	F8	F10	F12	F14	F16	F18	F20	F22	F24	F26	F28	F30
P32	P36	P4	P6	P8	P34	P12	P14	P16	P18	P20	P22	P24	P26	P28	P30

Current Map Table

Done?

Newest

Speculation error fixed by restoring map table and freelist

P38	P40	P44		P0	P10

Freelist

F2	P2	DIVD P36,P34,P6	N
F10	P10	ADDD P34,P4,P32	Y
F0	P0	LD P32,10(R2)	Y

Oldest

P32	P36	P4	P6	P8	P34	P12	P14	P16	P18	P20	P22	P24	P26	P28	P30

P38	P40	P44	P48	· · ·	P60	P62

Checkpoint at BNE instruction