
# CS425 Computer Systems Architecture


**Fall 2024** 

# Dynamic Instruction Scheduling: Scoreboard

### **RISC Processor**




### Pipelines with variable instruction latencies



- FP and multiplication instructions need multiple cycles.
- RISC in-order pipeline does not work efficiently.

### **In-order Execution**



 If DIV takes 10 clock cycles (DIV0,DIV1,..., DIV9) we need 9 stall cycles

# In-order vs Out-of-order (OoO - O3)

- Execution of a stage in order
  - The instructions enter the stage in program order
- Execution of a stage out of order
  - No constraint regarding the order the instructions enter the stage


### Example 1:

- in order fetch
- in order decode
- out of order execution
- out of order write back (commit)

### • Example 2:

- in order fetch
- in order decode
- out of order execution
- in order write back (commit)

### **Out-of-order Execution**



- Instructions execute when source operands (registers) values are available and not structural hazards exist
- Even if DIV takes 10 clock cycles the pipeline stalls only for 1 clock cycle

### **Instruction Level Parallelism**

### Instruction Level Parallelism (ILP)

- Potential overlap among instructions
- Parallel or out-of-order execution
- Requires extensions on the simple pipeline

### Loop Level Parallelism

Exploit ILP between instructions from different basic blocks (e.g iterations of a loop)

```
for (i=1; i \le 100; i++) \times [i] = \times [i] + y[i];
```

#### Must maintain:

- <u>Data flow:</u> the real flow of values between instructions that write (produce) values and the instructions that read (consume) these values (RAW, WAW, WAR)
- <u>Exception behavior</u>: changes in execution order should not change the order of exceptions (and should not generate new exceptions)

### Data Flow and Exception Behavior

- Program Order: The result of instruction execution should be the same as the sequential execution of the instructions
- 1. Preserve control dependencies
- 2. Preserve data flow: preserve data dependencies
- 3. Exception behavior: changing the order of instruction execution should not create new exceptions

```
DADDU R2, R3, R4

BEQZ R2, L1

LW R1, 0(R2) execute before branch?

L1:
```

### Techniques to reduce stalls

- CPI = Ideal CPI + Structural stalls per instruction + RAW stalls per instruction + WAR stalls per instruction + WAW stalls per instruction
- 1st example (in-order) had 2 RAW stalls
- 2<sup>nd</sup> example (out-of-order) has only 1 structural stall
- We will study two types of techniques:

Dynamic instruction scheduling	Static instruction scheduling (SW/compiler)
Scoreboard (reduce RAW stalls)	Loop Unrolling
<ul><li>Register Renaming (reduce WAR &amp; WAW stalls)</li><li>Tomasulo</li><li>Reorder buffer</li></ul>	SW pipelining
Branch Prediction (reduce control stalls)	Trace Scheduling

# Can we use hardware techniques to achieve CPI close to 1?

- Why in hardware during program executions?
  - It works even if we don't know the real dependencies at compile-time (e.g. memory references).
  - The compiler's job is simpler, otherwise it needs to know all HW details
  - Control dependences
  - The assembly code for a machine can execute well on another machine too.
- **Key idea:** Allow instructions that appear after a stalled instruction to execute (stall only the data dependent instruction)

DIV.D F0,F2,F4
ADD.D F10,F0,F8
SUB.D F12,F8,F14

 Out-of-order execution => out-of-order completion (unless special HW is used)

### Dependencies between Instructions

- What are the sources of stalls/bubbles;
  - instructions that use the same registers
- Parallel instructions can execute without imposing any stalls (if we ignore structural hazards)

```
DIV.D F0, F2, F4ADD.D F10, F1, F3
```

Dependencies between instructions may lead to stalls


```
    DIV.D F0, F2, F4
    RAW must enter the execution stage in order
    ADD.D F10, F0, F3
```

• The dependencies between instructions limit the order of execution of these instructions (impose in order execution). In the 2<sup>nd</sup> example ADD.D **must** execute after DIV.D has completed. On the other hand, parallel instructions **may** execute in the any order (out-of-order execution). In the 1<sup>st</sup> example ADD.D can execute before DIV.D.

### Dependencies between Instructions


• (True) Data Dependences: instructions are data dependent when there is a chain of RAW hazards between them.

#### Loop:



### Dependencies between Instructions

Name Dependences: instructions are name dependent when there
is a WAR (anti-dependence) or WAW (output-dependence) hazard
between them.



Spot the anti-dependence!

Control Dependences: Instructions dependent via branches.
 if p1 { S1; }

### **Hazard Issues**


- How do we prevent WAR and WAW hazards?
- How do we handle variable latency execution units?
  - Forwarding for handling RAW hazards is a lot harder!

			Clock Cycle Number															
Ins	truction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
LD	F6,34(R2)	IF	ID	EX	MEM	WB												
LD	F2,45(R3)		IF	ID	EX	MEM	WB									R	ΑW	
MULTD	F0,F2,F4			IF	ID	stall	M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	MEM	WB
SUBD	F8,F6,F2	1			IF	ID	A1	A2	MEM	WB								
DIVD	F10,F0,F6					IF	ID	stall	stall	stall	stall	stall	stall	stall	stall	stall	D1	D2
ADDD	F6,F8,F2						IF	ID	<b>A</b> 1	A2	MEM	WB	4		V	VAF	ξ	

### Scoreboard: Out-of-Order Execution

- Split the ID stage into two different stages:
  - 1. Issue: Decode instruction, check for structural hazards. In order instruction issue.
  - 2. Read Operands: Wait until all data hazards are resolved, then read source registers. Out-of-order execution.
- Scoreboard appeared in CDC6600 (1963)
- The instructions execute when they do not depend on previous instructions (which have not been executed yet) and at the same time there are no hazards.
- CDC6600: In order issue, out-of-order execution, out-of-order commit (or completion)
  - 16 functional units: 4 floating-point units, 5 units for memory references, and
     7 units for integer operations
  - No forwarding!

# Scoreboard Architecture (CDC 6600)



Instruction to scoreboard ⇒ data dependences ⇒ hazard detection and resolution centralized

Scoreboard: decides when the instruction can execute and when it can write its result

### **Scoreboard Implications**

- Out-of-order completion => WAR, WAW hazards?
- Solutions for WAR:
  - Stall register write-backs until registers have been read.
  - Read registers only on the Read Operands stage
- Solutions for WAW:
  - Detect this hazard and stall the new instruction (no issue) until the previous instruction has completed/executed.
- There is no register renaming!
- Multiple instruction in execution stage => multiple execution units or pipelined execution units
- The Scoreboard keeps information about the dependencies of the instructions that have been issued.
- The Scoreboard-based pipeline replaces the ID stage with 2 stages: Issue and Read Operands

### Four Stages of Scoreboard Control

- Issue: decode instruction & record data dependences & check for structural hazards (ID1)
  - Instructions issued in program order (for hazard checking)
  - Don't issue if structural hazard
  - Don't issue if instruction is output dependent on any previously issued but uncompleted instruction (no WAW hazards)
- Read operands: wait for data hazards to be resolved, then read registers (ID2)
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
  - No forwarding of data in this model!

### Four Stages of Scoreboard Control

- Execution: execute the instruction on a functional unit (EX)
  - The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.
- Write result: End of execution (WB)
  - Stall until there are no WAR hazards with previous instructions:

Example: DIV.D F0,F2,F4 ADD.D F10,F0,F8 SUB.D F8,F8,F14

CDC 6600 scoreboard would stall SUBD until ADDD reads operands

 Instructions write their results into the register file as soon as they complete execution (assuming no WAR hazard)

### Data structure: 3 parts of Scoreboard

- Instruction status: In which of the four stages is the instruction
- Functional unit status: Indicates the current state of the functional unit (FU). 9 fields per functional unit.

Busy:

Indicates whether the unit is busy or not Operation to perform in the unit (e.g., + or –) Destination register Op: Fi:

Fi,Fk:

Source-register numbers
Functional units producing source registers Fj, Fk
Flags indicating when Fj, Fk are ready and not yet read


 Register result status: Indicates which functional unit will write each register, if any. Empty when no pending instructions will write that register

# **Scoreboard Example**

```
Instruction status:
                              Read Exec Write
                        Issue Oper Comp Result
   Instruction
                     k
                34 + R2
   L.D
   L.D
                45 + R3
   MULT.D FO
                F2 F4
                F6 F2
   SUB.D
   DIV.D
           F10
                \mathbf{F0}
                    F6
   ADD.D
           F6
                F8
                    \mathbf{F2}
Functional unit status:
                                            SI
                                                  S2
                                     dest
                                                       FU
                                                              FU
                                                                   Fj?
                                                                         Fk?
                        Busy
                                      Fi
                                            Fi
                                                  Fk
                                                              Qk
                                                                    R_i
                                                                          Rk
            Time Name
                               Op
                                                        Q_{j}
                Integer
                          No
                Mult1
                          No
                Mult2
                          No
                Add
                          No
                Divide
                          No
Register result status:
   Clock
                         F0
                               F2
                                     F4
                                           F6
                                                 F8 F10 F12
                                                                         F30
                    FU
```

# **Detailed Scoreboard Pipeline Control**

Instruction status	Wait until	Bookkeeping
Issue	Busy (FU)=No and result(D)=0 (struct hazard, WAW)	Busy(FU) $\leftarrow$ yes; $Op(FU)\leftarrow$ op; $Fi(FU)\leftarrow$ `D'; $Fj(FU)\leftarrow$ `S1'; $Fk(FU)\leftarrow$ `S2'; $Qj\leftarrow$ Result('S1'); $Qk\leftarrow$ Result(`S2'); $Rj\leftarrow$ not $Qj$ ; $Rk\leftarrow$ not $Qk$ ; Result('D') $\leftarrow$ FU;
Read operands	Rj and Rk ( <mark>RAW</mark> )	Clear flags: Rj← No; Rk← No
Execution complete	Functional unit done	
Write result	∀f((Fj(f)≠Fi(FU) or Rj(f)=No) & (Fk(f)≠Fi(FU) or Rk( f )=No)) (WAR)	$\forall$ f(if Qj(f)=FU then Rj(f) $\leftarrow$ Yes); $\forall$ f(if Qk(f)=FU then Rj(f) $\leftarrow$ Yes); Result(Fi(FU)) $\leftarrow$ 0; Busy(FU) $\leftarrow$ No




#### Functional unit status:




#### Register result status:







Issue second LD?
No. Structural Hazard!



#### Register result status:






Issue MULTD?
No. In order issue!

•		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?	
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Yes	Load	F6		R2				No	
No									
No									
No									İ
	Yes No No	Busy Op Yes Load No No	BusyOpFiYesLoadF6NoNo	BusyOpFiFjYesLoadF6NoNo	BusyOpFiFjFkYesLoadF6R2NoNo	BusyOpFiFjFkQjYesLoadF6R2NoNo	BusyOpFiFjFkQjQkYesLoadF6R2NoNo	BusyOpFiFjFkQjQkRjYesLoadF6R2NoNo	BusyOpFiFjFkQjQkRjRkYesLoadF6R2NoNoNo

#### Register result status:

Divide

No



```
Instruction status:
                              Read Exec Write
                        Issue Oper Comp Result
   Instruction
                     \boldsymbol{k}
   LD
                34+ R2
                                2
                                      3
                45+ R3
   LD
   MULTD
           F0
                F2
                   F4
   SUBD
                F6
                    F2
   DIVD
                FO
                    F6
   ADDD
           F6
                F8
                   F2
Functional unit status:
                                           SI
                                                 S2
                                                                         Fk?
                                     dest
                                                       FU
                                                             FU
                                                                   Fj?
                                     Fi
                                                 Fk
                                                             Qk
                                                                         Rk
           Time Name
                        Busy
                               Op
                          No
                Integer
                Mult1
                          No
                Mult2
                          No
                Add
                          No
                Divide
                          No
Register result status:
                               F2
                                                 F8
                                                      F10 F12
   Clock
                         F0
                                     F4
                                           F6
                                                                         F30
                    FU
```

```
Instruction status:
                              Read Exec Write
                    \boldsymbol{k}
                        Issue Oper Comp Result
   Instruction
                                 2
   LD
               34+ R2
                                       3
                45+ R3
   LD
                           5
   MULTD
                F2 F4
           F0
               F6 F2
   SUBD
   DIVD
           F10
               F0
                    F6
   ADDD
                F8
                    F2
           F6
```

Functional unit status.	dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?			
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	$R_j$	Rk	
Integer	Yes	Load	F2		R3				Yes	
Mult1	No									
Mult2	No								ļ	
Add	No									
Divide	No								ļ	

#### Register result status:

Instruction	n sta	tus:			Read	Exec	Write
Instructio	Instruction		k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6		
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R3				No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	No								
Divide	No								

#### Register result status:

Instruction	n sta	tus:			Read	Exec	Write
Instructio	Instruction			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

# Read MULTD operands? No. RAW Hazard!

Functional unit status.		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		<b>R</b> 3				No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
Divide	No								

#### Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
7	FU	Mult1	Integer			Add				

Instruction	n sta	tus:			Read	Exec	Write
Instructio	Instruction		k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R3				No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

#### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 8 FU Mult1 Integer Add Divide

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:			dest	<i>S1</i>	S2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

#### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

8 FU Mult1 Add Divide

Read Exec Write

s:

	. 2000				110000	2000	,,,,,,
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

# Read MULTD & SUBD operands? Yes

Issue ADDD?
No. Structural hazard!

#### Functional unit status:

	Time Name
Execution	Integer
	10 Mult1
_atency	Mult2
	2 Add
	Divide

•			CCCSI	~ 1	~ -			<i>- j</i> ·	_ ,
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			No	No
	No								
	Yes	Sub	F8	F6	F2			No	No
	Yes	Div	F10	F0	F6	Mult1		No	Yes

dest S1 S2 FU FU Fi? Fk?

#### Register result status:

Clock 9

FU

F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
Mult1				Add	Divide			

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
<b>MULTD</b>	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9		
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:	•		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
9 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
1 Add	Yes	Sub	F8	F6	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

#### Register result status:

Clock	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
10	FU Mult 1	-			Add	Divide			

#### *Instruction status:* Read Exec Write j k Issue Oper Comp Result Instruction 3 LD F6 34+ R2 4 LD 45+ R3 6 MULTD F0 F2 F4 9 9 **SUBD** F6 F2 11 DIVD F10 F0 F6 **ADDD** F8 F2 F6

Functional unit status:	•		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
8 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
0 Add	Yes	Sub	F8	F6	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

#### Register result status:

Clock	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10 I	F12	•••	F30
11	FU Mult1				Add	Divide			

Read Exec Write

dest

#### Instruction status:

					110000	2000	,,,,,,
Instruction		j	$\boldsymbol{k}$	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

### **Read DIVD Operands?**

No. RAW Hazard!

Fk?

#### Functional unit status:

			00000	~ =	~ _	- 0	- 0	- <i>J</i> ·	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
7 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	No								
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

S1

*S*2

FU

FU Fi?

#### Register result status:

Instruction	n sta	tus:			Read	Exec	Write
Instructio	j	k	Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13			

Functional unit status:				<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
6 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

#### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU Mult1 Add Divide

Instruction	n sta	tus:		Read	Exec	Write	
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

Functional unit status:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
5 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
2 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30  $\overline{\phantom{0}}$  14 FU Mult1 Add Divide

Instruction	n sta	tus:		Read	Exec	Write	
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

Functional unit status:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
4 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
1 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:


Instruction	n sta	tus:		Read	Exec	Write	
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
3 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
0 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Write ADDD result?
No. WAR hazard!



#### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU Mult1 Add Divide

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
1 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

In	struction	n sta	tus:		Read	Exec	Write	
	Instruction	n	j	k	Issue	Oper	Comp	Result
	LD	F6	34+	R2	1	2	3	4
	LD	F2	45+	R3	5	6	7	8
	MULTD	F0	F2	F4	6	9	19	
	SUBD	F8	F6	F2	7	9	11	12
	DIVD	F10	F0	F6	8			
	ADDD	F6	F8	F2	13	14	16	

Functional unit status:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
0 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Instruc	tion sta	tus:			Read	Exec	Write
Instru	ection	j	$\boldsymbol{k}$	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MUL	ΓD F0	F2	F4	6	9	19	20
SUBI	) F8	F6	F2	7	9	11	12
DIVE	F10	F0	F6	8			
ADD!	D F6	F8	F2	13	14	16	

Functional unit status:	•		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6			Yes	Yes

### Register result status:

In	struction	ı sta	tus:			Read	Exec	Write
	Instruction	n	j	k	Issue	Oper	Comp	Result
	LD	F6	34+	R2	1	2	3	4
	LD	F2	45+	R3	5	6	7	8
	MULTD	F0	F2	F4	6	9	19	20
	SUBD	F8	F6	F2	7	9	11	12
	DIVD	F10	F0	F6	8	21		
	ADDD	F6	F8	F2	13	14	16	

No WAR hazard anymore.

#### Functional unit status:

t tillit Stellis.			CICSI	<b>~</b> 1	~_	1 0	1 0	<b>-</b> J •	1 10.
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6			No	No

### Register result status:

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
21	FU				Add		Divide			

dest

S2

FU - FU

Fi?

Fk?

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8	21		
ADDD	F6	F8	F2	13	14	16	22

<b>Functional</b>	unit status:
	but

i milli sicilus.			acsi	$\mathcal{O}_{\mathbf{I}}$	02	10	10	<b>1</b> J ·	1 10.	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	No									
Mult2	No									
Add	No									
39 Divide	Yes	Div	F10	F0	F6			No	No	

dest S1

### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

22 FU Divide

S2 FII FII Fi? Fk?

# After a few clock cycles...

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	$\boldsymbol{k}$	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8	21	61	
ADDD	F6	F8	F2	13	14	16	22

#### Functional unit status:

								J	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
0 Divide	Yes	Div	F10	F0	F6			No	No

SI

S2

FU FU Fi? Fk?

#### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 Divide

dest

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

#### Functional unit status:

· ······· sieiiis				~ _	~ _		- 0	- j ·	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

SI


*S*2

FU FU Fi? Fk?

#### Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
62 FU

dest




In-order issue?

**Out-of-order execute?** 

**Out-of-order commit?** 

#### Functional unit status:



SI

*S*2

FU

FU

Fi?

Fk?

#### Register result status:



dest

### CDC 6600 Scoreboard

- Speedup 1.7 for FORTRAN programs; 2.5 by hand (outdated measurements)
- Limitations of 6600 scoreboard:
  - No forwarding hardware
  - Limited to instructions in basic block (small window)
  - Small number of functional units (structural hazards), especially integer/load store units
    - Do not issue on structural hazards
  - Wait for WAR hazards
  - Prevent WAW hazards