

1. There are many digital logic gates. The 3 basic ones are AND, OR, NOT

The universal gates are NAND, NOR.

The two hybrid gates are XOR, XNOR

TTL stands for transistor-transistor logic.

This is because the gates are made of multiple transistors

CMOS is a family of gates that use field-effect transistors than bipolar junction transistors.

CMOS is more favourable than TTL because of less power consumption and more sensitive.

2. Gate level

```
module ss(a, b, c, d, out);  
    input a, b, c, d;  
    output [0:6] out;  
  
    not(a_bar, a);  
    not(b_bar, b);  
    not(c_bar, c);  
    not(d_bar, d);  
  
    xor(x1, b, d);  
    or(out[0], a, c, x1);  
  
    xor(x2, c, d);  
    or(out[1], b_bar, x2);  
    or(out[2], b, c_bar, d);  
  
    and(p1, c_bar, c);  
    and(p2, b, c_bar, d);  
    and(p3, d_bar, b_bar);  
    and(p4, d_bar, c);  
  
    or(out[3], a, p1, p2, p3, p4);  
    or(out[4], p3, p4);  
  
    and(p5, b, c_bar);  
    and(p6, b, d_bar);
```

and(p7, cbar, dbar);

or(out{5}, a, p5, p6, p7);

or(out{6}, a, p5, p1, p4);

endmodule

Data Flow

module ss(a, b, c, d, out);

input a, b, c, d;

output [0:6] out;

assign out{0} = a + c + ~ (b & d);

assign out{1} = ~b + ~ (c & d);

assign out{2} = b + ~c + d;

assign out{3} = a + (~b & c) + (b & ~c & d) +
(~d & (~b + c));

assign out{4} = ~d & (~b + c);

assign out{5} = (b & ~c) + (b & ~d) + a +
(~c & ~d);

assign out{6} = a + (b & ~c) + (~b & c) + (c & ~d);

endmodule

Behavioural

```
module ss(a, b, c, d, out);  
    input a, b, c, d;  
    output {0:6} out;  
    reg {0:6} res;  
    assign out = res;  
    always @(a, b, c, d) begin  
        case ({a, b, c, d})  
            4'b0000: res = 7'b1111110;  
            4'b0001: res = 7'b0110000;  
            4'b0010: res = 7'b1101101;  
            4'b0011: res = 7'b1111001;  
            4'b0100: res = 7'b0110011;  
            4'b0101: res = 7'b1101101;  
            4'b0110: res = 7'b1101111;  
            4'b0111: res = 7'b1110000;  
            4'b1000: res = 7'b1111111;  
            4'b1001: res = 7'b1111011;  
        endcase  
    end  
endmodule
```


3. For common cathode, the input should be given as 1 (high) to light the LED

∴ The values of a to g are same as in the verilog code.

$$a = A + C + \bar{B}\bar{D} + BD$$

$$b = \bar{B} + \bar{C}\bar{D} + CD$$

$$c = B + \bar{C} + D$$

$$d = A + \bar{B}C + B\bar{C}D + \bar{B}\bar{D} + C\bar{D}$$

$$e = \bar{D}\bar{B} + C\bar{D}$$

$$f = B\bar{C} + B\bar{D} + \bar{C}\bar{D} + A$$

$$g = A + B\bar{C} + \bar{B}C + C\bar{D}$$

4. For common anode, the input should be given as 0 (low) to light the LED. So the input of common anode is opposite of common cathode

$$a = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D$$

$$b = B\bar{C}\bar{D} + B\bar{C}D$$

$$c = \bar{B}\bar{C}\bar{D}$$







$$d = \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}D$$






$$e = B\bar{C} + BD + D\bar{C}$$

$$f = \bar{A}\bar{B}C + \bar{A}\bar{B}D + \bar{A}CD$$


$$g = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}CD$$

5.






6.



6.6.



8.

	8	4	2	1	-1	3	6	-1
	w	x	y	z	A	B	C	D
0	0	0	0	0	0	0	0	0
1	0	0	0	1	1	1	0	1
2	0	0	1	0	1	1	0	0
3	0	0	1	1	0	1	0	0
4	0	1	0	0	1	0	1	1
5	0	1	0	1	1	0	1	0
6	0	1	1	0	0	0	1	0
7	0	1	1	1	1	1	1	1
8	1	0	0	1	1	1	1	0
9	1	0	0	1	0	1	1	0

A: $\bar{y}\bar{z}$ $\bar{y}z$ $y\bar{z}$ yz

$\bar{w}\bar{x}$	0	1	0	1
$\bar{w}x$	1	1	1	0
wx	x	x	x	x
$w\bar{x}$	1	0	x	x

B: $\bar{y}\bar{z}$ $\bar{y}z$ $y\bar{z}$ yz

$\bar{w}\bar{x}$	0	1	1	1
$\bar{w}x$	0	0	1	0
wx	x	x	x	x
$w\bar{x}$	1	1	x	x

$$A = \bar{w}\bar{x}\bar{y} +$$

$$A = x\bar{y} + \bar{x}y\bar{z} + \bar{w}\bar{y}z + xz + w\bar{y}\bar{z}$$

$$B = w\bar{x} + \bar{x}z + \bar{x}y + yz$$

C: $\bar{y}\bar{z}$ $\bar{y}z$ $y\bar{z}$ yz

$\bar{w}\bar{x}$	0	0	0	0
$\bar{w}x$	1	1	1	1
wx	x	x	x	x
$w\bar{x}$	1	1	x	x


$$C = x + w$$

D: $\bar{y}\bar{z}$ $\bar{y}z$ $y\bar{z}$ yz


$\bar{w}\bar{x}$	0	1	0	0
$\bar{w}x$	1	0	1	0
wx	x	x	x	x
$w\bar{x}$	0	0	x	x

$$D = \bar{w}\bar{x}\bar{y}z + x\bar{y}\bar{z} + xy\bar{z}$$

Circuit Diagram:



9.



10.

