1. There are many digital logic gates. the 3 Lasic ones are AND, OR, NOT

The universal gates are NAND, NOR.

The two hybrid gares are XOR, XNOR

This is because the gates are made of multiple transistors

mossisters than hiporlar junction transisters.

lust power consumption and more sensitive.

```
2. Hate level
```

```
module 35 (a, 6, c, d, our);
   impor a, L, c, d;
   output (0: 6] out;
   nor (alar, a);
   nor (Lbar, L);
   not (char, e);
   nor (d Lar, d);
   xuo((x1, L, 1);
   or lost (0], a, (, x1);
   xno((x2, (,1);
   or ( our [1], Lbar, x2);
   or lost (2), 6, wor, 1);
   and (pl, clar, c);
   and ( p2, L, clor, d);
   and (p3, stor, bbor);
   and lpy, d lar, ();
   or (out (37, a, p1, p2, p3, p4);
   or(our(47, p3, p4);
   and ( p5, 6, cloor );
    and 1 pl, 6, 4 box);
```

```
and (p7, clar, dlas);
   or (out {5], a, p5, p6, p7);
   or (our (17, a, p5, p1, p4);
endmodie
DaraHow
module ss(a, L, L, d, our);
   inpur a, L, L, d;
   outpur [0:6] our;
   assign out (07 = a + c | N(L ~d);
         001{17=~61~((~d);
   assign out (27 = L I weld;
   assign out { 37 = a | (Nb&c) | 16 & Nc & d) |
                    (Nd & (Nb 1 c));
```

assign out (57 = (L | Nc) | (b | Nd) | al (~(| Nd));

assign our [6] = a 1 (L & NC) 1 (NL & C) 1 (c & N-1); endmodule

```
module ss(a, b, l, d, our);
   impor a, b, c, d;
   output (0: 6) out;
   res (0:67 res;
   assign out = res;
  always Q(K) Legin
      case ( { a, L, (, d 3)
          4'LOODO: as = 7'L1111110;
          4'L0001: res = 7'L0110000;
          4'LODIO: res = 7'L1101101;
          4160011: res = 7'L1111001;
          4150100: 125=7160110011;
           4'60101: 165=7'61011011;
           4'LO110: res = 7'LIDIIII+;
           4'LOIII: res = 7'61110000;
           4/61000: res = 7/61111111;
           4 L1001: 165 = 7 61111011;
       andcase
   end
```

end endmodsle

- 3. For common cathode, the input should be given as I (night to light the LED
 - .. The values of a to g are same as in the verilog code.

$$A = A + (+ \overline{B}\overline{D} + BD)$$

$$L = \overline{B} + \overline{L}\overline{D} + LD$$

$$L = B + \overline{L} + D$$


$$L = B + \overline{L} + D$$


$$L = A + \overline{B}L + B\overline{D} + \overline{B}\overline{D} + L\overline{D}$$

$$Q = \overline{D}\overline{B} + L\overline{D}$$


$$F = B\overline{c} + B\overline{D} + \overline{c}\overline{D} + A$$

4. For common anode, the input should be given as o (low) to light the LED. So the input of common anode is opposite of common cathode





6.6.




STATE OF THE PERSON NAMED IN	A STATE OF THE OWNER, WHEN	AND DESCRIPTION OF THE PERSON.	THE RESERVE OF THE PERSON NAMED IN				The second second second	
	8	4	2	1	-1	3	6	-1
	W	X	4	2	A	B	C	P
0	S	0	0	0	0	0	Ð	0
1	0	0	0	1	1	1	0	1
2	0	0	1	0	١	ı	0	0
ζ	0	0	1	1	0	1	٥	6
4	О	1	0	0	1	0	,	1
5	0	1	0	9	ı	0	1	0
6	0	1	1	b	0	O	ţ	0
7	0	ı	1	1	١	ι	1	1
8	1	0	0	4	ı	1	ı	0
9	1	0	0		0	,	(0

A:	45	45	42	47
wx	0	-	0	U
ũ×	-	Ø	1	0
wx	Q	W	X	×
wx	W	0	×	X

8.

A= XY + XYZ + WYZ + XZ + WYZ



B= WX + X 2 + X 4+ 42

(:	45	45	45	42
wx	0	0	0	0
ω×	1	1	V	1
wx	X	×	×	V
wx	t	1	×	X

-	V	1	w
	X	-	w

D!	45	42	42	42
wx	0	(0	0
ωx	١	0	1	٥
wx	×	x	X	×
wx	6	0	X	X

D= ~ X Y Z + X Y Z + X Y Z

Cirwit piagram:

