

# A2: Analog Malicious Hardware


---


Paper by:

Kaiyuan Yang, Matthew Hicks, Qing Dong, Todd Austin, Dennis Sylvester

Department of Electrical Engineering and Computer Science

University of Michigan Ann Arbor, MI, USA







TSMC - biggest non-affiliated fabricator, Taiwan

GlobalFoundries - spun off of AMD, Singapore

SMIC - major Chinese player



# Architecture -> RTL/VHDL/timing -> Fabrication -> Drivers/verification




1984-2010 Award Software  
peripherals

Item H


Menu Level

SMALL LAN (Press Enter)  
Onboard LAN Boot ROM [Disabled]  
R\_USB30 Controller [Enabled]  
R\_USB30 Turbo [Disabled]  
F\_USB30 Controller [Enabled]  
eSATA3 Controller [Enabled]  
eSATA3 Ctrl Mode [AHCI]  
eSATA3 Transaction Mode [Auto]  
eSATA3 RAID Configuration [Press Enter]  
SATA3 Firmware Selection [Auto]  
Onboard Serial Port 1 [3F8/IRQ4]


F1: Move Enter: Select +/-/PU/PD: Value F10: Save ESC: Exit F1: Go  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults




## MOSFET:




*Typical response of a logic gate to a variable (analog) input voltage*














Unmodified PMOS Transistor



Trojan Transistor with a constant output of VDD

(a) p-MOS Transistor














Figure 2: Behavior model of proposed analog trigger circuit.













Final Trigger =  $OA \& OB$   
 Either A or B triggers



Final Trigger =  $OA \mid OB$   
 Both A and B trigger



Final Trigger =  $(OA \& OB) \mid OC$   
 One of A and B trigger, C trigger

Figure 8: Basic ways of connecting single-stage triggers to form a multi-stage trigger.




Figure 13: SPICE simulation waveform of analog trigger circuit using IO devices in 65nm CMOS.

Function	Drive Strength	Width†	AC Power†	Standby Power†
NAND2	X1	1	1	1
NAND2	X4	3	3.7	4.1
NAND2	X8	5.75	7.6	8.1
DFF with Async Set	X1	6.25	12.7	2.9
DFF with Async Set	X4	7.25	21.8	6.8
DFF with Async Reset	X1	6	12.7	2.6
DFF with Async Reset	X4	7.75	21.8	7.2
DFF with Async Set and Reset	X1	7.5	14.5	3.3
DFF with Async Set and Reset	X4	8.75	23.6	8.1
Trigger w/o IO device	-	8	7.7	2.2
Trigger w/ IO device	-	13.5	0.08	0.08

\* DFF stands for D Flip Flop. † Normalized values




Packaged  
test chip



Testing PCB


Temperature  
Chamber




Labview


Power supply and  
source meter

Digital IO






(a) Analog trigger circuit with IO device




(b) Analog trigger circuit with only core device

Figure 18: Measured trigger cycles under different input frequency at different supply voltages.



(a) Analog trigger circuit with IO device



(b) Analog trigger circuit with only core device

Figure 19: Measured trigger cycles under different input frequency at different ambient temperatures.

# Microprocessor transistor counts 1971-2011 & Moore's law

