Experiment 1: Prime Checker and Adder

Rathour Param Jitendrakumar Roll Number: 190070049 EE-214, WEL, IIT Bombay February 20, 2021

Overview of the experiment:


This experiment aims to design a logic circuit that determines if 2 input numbers are prime and outputs their addition/subtraction accordingly. Describe it using VHDL, simulate with the generic test-bench using Quartus and map it to the Krypton board and verify all test cases using scan chain

I designed the circuit and verified my implementation using post-synthesis gate-level by generating the trace file for all 256 combinations. Then programmed it to the Krypton board.

Subparts: 4-bit Prime Checker with AND, OR, NOT gates and with only Multiplexers.

This report contains my approach to the experiment, the design of the circuit with the relevant code followed by the DUT input-output format, RTL netlist view, and design confirmation by output waveforms of RTL, Gate-Level Simulation mapping it to Krypton board.

Approach to the experiment:




My approach was to first design a circuit for Prime Checking using K-map minimisation. So, the function is $F = A_2(\sim A_1)A_0 + (\sim A_3)A_2A_0 + (\sim A_2)A_1A_0 + (\sim A_3)(\sim A_2)A_1$ (~ means NOT)

I used a generic 4-bit ripple carry adder, which adds if carry is 0 and subtracts when the carry is 1 and output carry is XORed with the input carry as numbers are in 2's complement form.

This input carry is determined by taking AND of outputs of Prime Checker.

This method also solves problem of addition when only 1 input is prime & subtraction if both are prime.

For the case when both inputs are not prime all output must be zero. This is done by taking OR of outputs of Prime Checker and using that signal as control bit for 4 2by1 Multiplexers (one for each bit)



Design document and VHDL code if relevant:

This whole design is part of Device Under Test with 8 input bits & 7 output bits which confirm our design. See DUT Input/Output Format:

I constructed an entity named:

PrimeChecker which checks if a 4-bit number is prime

PrimeCheckerAdder, which uses PrimeChecker's output, adds/subtracts given 4-bit numbers accordingly

Generic RippleCarryAdder is used to perform addition and subtraction and

Mux2by1 handles case when both numbers are not prime (all outputs zero)

PrimeCheckerAdder

Prime Checker

Prime Checker with only Multiplexers

```
entity PrimeCheckerWithMux is
    port(A: in std_logic_vector(3 downto 0);
        Y: out std_logic);
end entity PrimeCheckerWithMux;

architecture Struct of PrimeCheckerWithMux is
    signal I: std_logic_vector(7 downto 0);
begin
    I <= '0' & A(0) & A(0) & '0' & A(0) & A(0) & '1' & '0';
    MuX8by1_instance: MuX_8by1 port map (En => '1', I => I, S => A(3 downto 1), Y => Y);
end Struct;
```

RippleCarryAdder

```
entity RippleCarryAdder is
port(A, B: in std_Logic_vector(3 downto 0);
    Cin: in std_Logic_vector(3 downto 0);
    Cout: out std_Logic);
end entity RippleCarryAdder;

architecture Struct of RippleCarryAdder is
    signal BMod: std_Logic_vector(3 downto 0);
    signal C: std_Logic_vector(2 downto 0);
    signal C: std_Logic_vector(2 downto 0);
    signal Co: std_Logic_vector(2 downto 0);
    signal Co: std_Logic_vector(2 downto 0);

XOR1: XOR_2 port map (A => B(0), B => Cin, Y => Bmod(0));

XOR2: XOR_2 port map (A => B(1), B => Cin, Y => Bmod(1));

XOR3: XOR_2 port map (A => B(2), B => Cin, Y => Bmod(2));

XOR4: XOR_2 port map (A => B(3), B => Cin, Y => Bmod(3));

FA1: FULL_ADDER port map (A => A(0), B => BMod(0), Cin => Cin, S => S(0), Cout => C(0));

FA2: FULL_ADDER port map (A => A(1), B => BMod(1), Cin => C(0), S => S(1), Cout => C(2));

FA3: FULL_ADDER port map (A => A(3), B => BMod(3), Cin => C(2), S => S(3), Cout => C(2));

FA4: FULL_ADDER port map (A => A(3), B => BMod(3), Cin => C(2), S => S(3), Cout => C(2));

FA4: FULL_ADDER port map (A => A(3), B => BMod(3), Cin => C(2), S => S(3), Cout => C(2));

FA4: FULL_ADDER port map (A => Co, B => Cin, Y => Cout);

end Struct;
```

```
Multiplexer 8by1
entity MUX_8by1 :
     port(En:in std_logic;
                 I: in std_logic_vector(7 downto 0);
S: in std_logic_vector(2 downto 0);
Y: out std_logic);
end entity MUX_8by1;
architecture Struct of MUX 8by1 is
     signal C: std_logic_vector(2 downto 1);
     signal InputToMuxc: std_logic_vector(3 downto 0);
     signal ControlToMuxc: std_logic_vector(1 downto 0);
     MuX4by1a: MuX_4by1 port map (En \Rightarrow En, I \Rightarrow I(3 \text{ downto } 0), S \Rightarrow S(1 \text{ downto } 0), Y \Rightarrow C(1));
     MuX4by1b: MuX_4by1 port map (En \Rightarrow En, I \Rightarrow I(7 \text{ downto } 4), S \Rightarrow S(1 \text{ downto } 0), Y \Rightarrow C(2));
     InputToMuxc <= C(2) & "00" & C(1);</pre>
     ControlToMuxc <= S(2) & S(2);</pre>
     MuX4by1c: MuX_4by1 port map (En \Rightarrow En, I \Rightarrow InputToMuxc, S \Rightarrow ControlToMuxc, <math>Y\Rightarrow Y);
end Struct;
```

Multiplexer 4by1

```
ity MUX_4by1
             ort(En:in std_logic;
                                I: in std_logic_vector(3 downto 0);
S: in std_logic_vector(1 downto 0);
                                                t std_logic);
 nd entity MUX_4by1;
architecture Struct of MUX_4by1 is
    signal C: std_logic_vector(4 downto 1);
    signal NotS: std_logic_vector(1 downto 0);
       Not1: INVERTER port map (A \Rightarrow S(0), Y \Rightarrow NotS(0)); -- NotS(0) = NOT S(0) Not2: INVERTER port map (A \Rightarrow S(1), Y \Rightarrow NotS(1)); -- NotS(1) = NOT S(1)
       A1: AND_{-}4 port map (A \Rightarrow NotS(1), B \Rightarrow NotS(0), C \Rightarrow I(0), D \Rightarrow En, Y \Rightarrow C(1); -- C(1) = NotS(1) \cdot NotS(0) \cdot I(0) \cdot En

A2: AND_{-}4 port map (A \Rightarrow NotS(1), B \Rightarrow S(0), C \Rightarrow I(1), D \Rightarrow En, Y \Rightarrow C(2); -- C(2) = NotS(1) \cdot S(0) \cdot I(1) \cdot En

A3: AND_{-}4 port map (A \Rightarrow S(1), B \Rightarrow NotS(0), C \Rightarrow I(2), D \Rightarrow En, Y \Rightarrow C(3); -- C(3) = S(1) \cdot NotS(0) \cdot I(2) \cdot En

A4: AND_{-}4 port map (A \Rightarrow S(1), B \Rightarrow S(0), C \Rightarrow I(3), D \Rightarrow En, Y \Rightarrow C(4); -- C(4) = S(1) \cdot S(0) \cdot I(3) \cdot En
       04: OR_{-}4 port map (A => C(1), B => C(2), C => C(3), D => C(4), Y => Y); -- Y = C(1) + C(2) + C(3) + C(4)
```


Multiplexer 2by1


```
entity MUX_2by1
     port(En:in std_logic;
             I1,I2: in std_logic;
            S: in std_logic;
Y: out std_logic);
end entity MUX_2by1;
architecture Struct of MUX_2by1 is
     signal C: std_logic_vector(2 downto 1);
     signal NotS: std_logic;
     Not1: INVERTER port map (A => S, Y => NotS); -- NotS = NOT S
     A1: AND_3 port map (A \Rightarrow NotS, B \Rightarrow II, C \Rightarrow En, Y \Rightarrow C(1)); -- C(1) = NotS \cdot II \cdot En A2: AND_3 port map (A \Rightarrow S, B \Rightarrow I2, C \Rightarrow En, Y \Rightarrow C(2)); -- C(2) = S \cdot I2 \cdot En
     04: OR_2 port map (A \Rightarrow C(1), B \Rightarrow C(2), Y \Rightarrow Y); -- Y = C(1) + C(2)
 end Struct;
```


```
Python Code to generate test cases for PrimeCheckerAdder
import numpy as np
import sympy as sp
n = 4
Max = 2**n
def generateBinaryStrings(n, Max):
    return [bin(i)[2:].zfill(n) for i in range(Max)]
BinaryStrings = generateBinaryStrings(n, Max)
def addBinaryIntegers(a,b,n, Max):
    c = a + b
    carry = 0
if c > Max - 1:
        c = c - Max
        carry = 1
    return c, carry
def subBinaryIntegers(a,b,n, Max):
    b = 2**n - b
    c = a + b
    carry = 0
    if c > Max - 1:
        c = c - Max
        carry = 1
    carry = 1 - carry
return c, carry
subBinaryIntegers(2,14,n,Max)
def PrimeCheck(string):
    if (sp.isprime(int(string,2))):
        return 1
numberOfOutputBits = 7
with open("Tracefile.txt", "w") as file:
    for i in range(Max):
       for j in range(Max):
    I1 = BinaryStrings[i]
           I2 = BinaryStrings[j]
           opa = PrimeCheck(I1)
           opb = PrimeCheck(I2)
           if opa == 1 and opb == 1:
              output, carry = subBinaryIntegers(i,j,n, Max)
           elif opa == 1 or opb == 1:
              output, carry = addBinaryIntegers(i,j,n, Max)
              output, carry = 0, 0
           mask = '1'*numberOfOutputBits
           o = bin(output)[2:].zfill(n)
           file.write(str)
```


```
Python Code to generate test cases for PrimeChecker
import numpy as np
import sympy as sp
n = 4
Max = 2**n
def generateBinaryStrings(n, Max):
    return [bin(i)[2:].zfill(n) for i in range(Max)]
BinaryStrings = generateBinaryStrings(n, Max)
s = "1011"
int(s,2)
def PrimeCheck(string):
    if (sp.isprime(int(string,2))):
         return 1
numberOfOutputBits = 1
with open("TRACEFILE.txt", "w") as file:
     for i in range(Max):
        I = BinaryStrings[i]
         output = PrimeCheck(I)
mask = '1'*numberOfOutputBits
         0 = bin(output)[2:].zfill(numberOfOutputBits)
         str = "{} {} {}\n".format(I, 0, mask)
         file.write(str)
```

RTL View:










DUT Input/Output Format:


RTL Simulation:



Gate-level Simulation:



Krypton board:



For DUT					
input_vector[7]	Unknown	PIN 39			
input_vector[6]	Unknown	PIN 40	output_vector[6]	Unknown	PIN_49
input_vector[5]	Unknown	PIN 41	output_vector[5]	Unknown	PIN_50
input_vector[4]	Unknown	PIN 42	output_vector[4]	Unknown	PIN_52
input_vector[4]	Unknown	PIN 43	output_vector[3]	Unknown	PIN_53
input_vector[3]	Unknown	PIN 44	output_vector[2]	Unknown	PIN_55
input_vector[1]	Unknown	PIN_45	output_vector[1]	Unknown	PIN_57
input_vector[0]	Unknown	PIN 48	output_vector[0]	Unknown	PIN_58
P194242 1313	SIL5 OVE OVE OVE OVE OVE OVE OVE OV		TON V1.2	52	
	G G G G G G G G G G G G G G G G G G G		KAUSHLESH SHARMA, ABHISHEK KAMATH RIONICS LAB, IIT BOMBAY	Sur Table	
23 E E E E E E E E E E E E E E E E E E E	ol ol e-PRAY	OG Virtual Labs	PTON v1.2	ED2 SOLED2 SOLED2 SOLED3 BAIL LED4 LED5 LED6 LED7 LED8 CONTROS	

Observations:

All test cases passed in RTL, Gate-Level as well as Scan-Chain Example (see figure): For input 01001101 output is 0110001 (LED_{7,5,1} are on) 4 is not a prime, 13 is a prime, 4 + 13 = 1 and carry = 1

```
#----- Command - 508 : RUNTEST 1 MSEC -----#

#----- Command - 509 : SDR 8 TDI(FE) 7 TDO(00) MASK(FF) -----#

Successfully entered the input..
Sampling out data..

#----- Command - 510 : RUNTEST 1 MSEC -----#

Successfully entered the input..
Sampling out data..

FF
Output Comparison : Success

#----- Command - 512 : RUNTEST 1 MSEC -----#

Successfully entered the input..
Sampling out data..

FF
Output Comparison : Success

#----- Command - 512 : RUNTEST 1 MSEC -----#

(Sampling out data..

FF
Output Comparison : Success
(M. All Test Cases Passed.

(Transaction Complete.
```

References:

Tertulien Ndjountche Digital Electronics 2 Sequential and Arithmetic Logic Circuits Wiley