Experiment 2: Multiplier

Rathour Param Jitendrakumar Roll Number: 190070049 EE-214, WEL, IIT Bombay March 10, 2021

Overview of the experiment:


The purpose of this experiment is to design a combinational circuit that multiplies two 4-bit numbers. Describe it in VHDL using Behavioral modelling, simulate with the generic test-bench using Quartus and verify all test cases using scan chain.

I used the provided skeleton code, designed the circuit accordingly and verified my implementation using postsynthesis gate-level and scan chain by generating the trace file for all 256 combinations.

Subparts: generic Adder (already implemented), storing partial products in a 1D × 1D array, calculating result

This report contains my approach to the experiment, the circuit's design with the relevant code followed by the DUT input-output format, RTL netlist view, and design confirmation by output waveforms of RTL, Gate-Level Simulation and scan chain.

Approach to the experiment:



N is number of bits in input (= 4), NN is number of bits in output (= 8)

First, we define a type called pp type to store elementwise product terms (x_iy_i) .

This is a 1D × 1D array, basically an array of std logic vectors.

A variable pp of type pp_type will store N × NN elements. Among them, at most N × N are non-zero (figure). Now, pp(i)(j) = x(j-i) AND y(i) (for $i \in \{0 \text{ to } N-1\}$, for $j \in \{i \text{ to } i+N-1\}$)

Result = pp(0) + pp(1) + pp(2) + pp(3) = (pp(0) + pp(1)) + (pp(2) + pp(3)) = temp1 + temp2

The given adder function adds two (NN - 1) bit (= 7) inputs and outputs NN bit answer.

So, care is taken while passing arguments. It does not matter as the MSB of temp1, temp2, and result is 0.

Design document and VHDL code if relevant:

This whole design is part of TopLevel with 8 input bits & 8 output bits to confirm our design.

See **DUT Input/Output Format**

Code can be broken down into 2 parts

- storing partial products (used nested for loops)
- calculating result (used previously implemented adder as a function)

Entity declaration

```
library ieee;
use ieee.std_logic_1164.all;

entity multiplier is
    generic(
        N : integer:=4; -- operand width
        NN : integer:=8 -- result width
        );
port (
        A: in std_logic_vector(N-1 downto 0);
        B: in std_logic_vector(N-1 downto 0);
        M: out std_logic_vector((NN)-1 downto 0)
        );
end multiplier;
```

Architechture of multiplier


pp_type

```
-- Unbounded 1D X 1D array declaration
type pp_type is array (natural range<>) of std_logic_vector(NN-1 downto 0);
```

adder function


Multiplier process

RTL View:




DUT Input/Output Format:

RTL Simulation:



Gate-level Simulation:



Krypton board:

Krypton part was scan chain testing only, with inputs and outputs given using Tiva-C microcontroller. Pin assignment

Node Name	Direction	Location	I/O Bank	Fitter Location
i⊩_ TCLK	Input	PIN_23	1	PIN_23
in_ TDI	Input	PIN_5	1	PIN_5
out TDO	Output	PIN_3	1	PIN_3
in_ TMS	Input	PIN_7	1	PIN_7
in_ TRST	Input	PIN_21	1	PIN_21

Observations:

All test cases passed in RTL, Gate-Level as well as in scan chain.

```
Example: For input 01001101 (A = 4, B = 13), output is 00110100 (M = 4 \times 13 = 52)
#----- Command - 508 : RUNTEST 1 MSEC -----#
#----- Command - 509 : SDR 8 TDI(FE) 8 TDO(D2) MASK(FF) -----#
Successfully entered the input..
Sampling out data..
Output Comparison : Success
#----- Command - 510 : RUNTEST 1 MSEC -----#
#----- Command - 511 : SDR 8 TDI(FF) 8 TDO(E1) MASK(FF) -----#
Successfully entered the input..
Sampling out data..
Output Comparison : Success
#----- Command - 512 : RUNTEST 1 MSEC -----#
Sampling out data..
Output Comparison : Success
OK. All Test Cases Passed.
Transaction Complete.
E:\Softwares\Simulation and Drawing\Quartus\Quartus\Week 2\Multiplier>_
```

References:

Tertulien Ndjountche Digital Electronics 2 Sequential and Arithmetic Logic Circuits Wiley