Experiment 5: Tone Generation

Rathour Param Jitendrakumar Roll Number: 190070049 EE-214, WEL, IIT Bombay March 27, 2021

Overview of the experiment:


The purpose of this experiment is generate the seven major notes in the Indian classical music named sa, re, ga, ma, pa, dha, ni and Sa (upper octave) using clock divider.

Describe it in VHDL using Behavioral Modelling and simulate with the given test-bench using Quartus.

I used the provided skeleton code, designed the circuit accordingly, verified my implementation using Register-transfer level simulation & observed required tones by mapping it to the Krypton board interfaced with speaker.

This report contains my approach to the experiment, the circuit's design with the relevant code followed by the RTL netlist view, PIN planning and design confirmation by output waveforms of RTL.

Approach to the experiment:



Tone Generation

Appoach as shown in flow chart. One thing to note is that for each switch there are corresponding variables that store max count and current count for that note.

To generate these frequencies, I used clock divider and onboard clock, calculated count for each note using Count = 50 MHz / (2 * f)

Note	Frequency (Hz)	Calculations		Count Value
		(Truncated till 2 decimal places)		(Accurate to nearest integer)
Sa	240	50 * 10^6 / (2 * 240)	104166.66	104167
Re	270	50 * 10^6 / (2 * 270)	92592.59	92593
Ga	300	50 * 10^6 / (2 * 300)	83333.33	83333
Ma	320	50 * 10^6 / (2 * 320)	78125	78125
Pa	360	50 * 10^6 / (2 * 360)	69444.44	69444
Dha	400	50 * 10^6 / (2 * 400)	62500	62500
Ni	450	50 * 10^6 / (2 * 450)	55555.55	55556
Sa (upper octave)	480	50 * 10^6 / (2 * 480)	52083.33	52083

Design document and VHDL code if relevant:

This whole design is part of toneGenerator with 9 input bits & 9 output bits to confirm our design.

See toneGenerator Input/Output Format

I am using Behavioral Modelling for this experiment.

Code can be broken down as shown in approach flow chart

Entity declaration

```
library ieee;
use ieee.std_logic_1164.all;
entity toneGenerator is
   port (toneOut : out std_logic; --this pin will give your notes output
   clk : in std_logic_vector(7 downto 0);
   switch : in std_logic_vector(7 downto 0));
end entity toneGenerator;
```

Architechture of toneGenerator

Code for each note


```
elsif (switch(3) = '1') then -- Ma
    if (count_ma = 78125) then -- 320Hz
        count_ma := 1;
        ma := not ma;
else
        count_ma := count_ma + 1;
end if;
toneOut <= ma;
LED <= (3 => '1', others => '0');
elsif (switch(4) = '1') then -- Pa
    if (count_da = 62500) then -- 400Hz
        count_da := 1;
        pa := not pa;
else
        count_pa := count_pa + 1;
end if;
toneOut <= pa;
LED <= (4 => '1', others => '0');

elsif (switch(5) = '1') then -- Dha
    if (count_da = 62500) then -- 400Hz
        count_da := 1;
        dha := not dha;
else
    count_da := count_dha + 1;
end if;
toneOut <= pa;
LED <= (4 => '1', others => '0');

LED <= (5 => '1', others => '0');
```

Else condtion

RTL View:




toneGenerator Input/Output Format:

Input Format: $CS_8S_7S_6S_5S_4S_3S_2S_1$ (C (Onboard Clock) & 8-bit number S (S_8 is MSB S_1 is LSB))

Output Format: $OL_8L_7L_6L_5L_4L_3L_2L_1$ (O is output & 8-bit number L (L_8 is MSB L_1 is LSB))

Here, when S_i is switched ON, L_i will glow (other LEDs are OFF) and output to speaker oscillates between 0 and 1 according to frequencies of notes.


RTL Simulation:



Gate-level Simulation:

Gate-level Simulation takes a lot of time and my computer crashes.

Krypton board:



Observations:

Observed frequencies from RTL simulation are very close to required frequencies
When multiple switches are on, note of lower frequency is played (given more priority) than higher frequency.

References:

Tertulien Ndjountche Digital Electronics 2 Sequential and Arithmetic Logic Circuits Wiley