Experiment 0: 4-bit Ripple Carry Adder


Rathour Param Jitendrakumar Roll Number: 190070049 EE-214, WEL, IIT Bombay January 29, 2021

Overview of the experiment:

The purpose of this experiment is to add two 4-bit numbers using Ripple Carry Adder using given Full Adder as a component in VHDL and simulate the adder using the generic testbench using Quartus. I designed the circuit and generated the trace file for all 256 combinations using Python as well as Julia

This report contains my approach to the experiment, design of circuit with relevant code followed by DUT input-output format, RTL netlist view, verified by output waveforms using RTL and Gate Level Simulation

Approach to the experiment:



4-bit adder Ripple Carry Adder is implemented by using a Full Adder for each bit and connecting the carry-out of a given stage to the next stage's carry-in, as shown in the above figure.

Design document and VHDL code if relevant:

This whole design is part of Device Under Test with 8 input bits & 5 output bits which confirm our design. See DUT Input/Output Format: I constructed an entity named RippleCarryAdder following the above approach (Code given on next page). This contains 4 cascaded full adders (1-bit)

Input carry to first full adder taken as '0' and subsequent Cin's as previous stage's Cout

The ith full adder (FAi) gives ith output bit from right (S_{i-1}) and 4th full adder (FA4) gives resultant carry.

Each Full adder is made of 2 half adders and a OR gate.

Each Half adder is made of a XOR gate and a AND gate.

```
architecture Struct of RippleCarryAdder is
  signal C: std_logic_vector(2 downto 0);
  FA1: FULL ADDER port map (A \Rightarrow A(0), B \Rightarrow B(0), Cin \Rightarrow '0', S \Rightarrow S(0), Cout \Rightarrow C(0));
  FA2: FULL\_ADDER port map (A \Rightarrow A(1), B \Rightarrow B(1), Cin \Rightarrow C(0), S \Rightarrow S(1), Cout \Rightarrow C(1));
  FA3: FULL\_ADDER port map (A \Rightarrow A(2), B \Rightarrow B(2), Cin \Rightarrow C(1), S \Rightarrow S(2), Cout \Rightarrow C(2));
  FA4: FULL\_ADDER port map (A \Rightarrow A(3), B \Rightarrow B(3), Cin \Rightarrow C(2), S \Rightarrow S(3), Cout \Rightarrow Cout);
end Struct;
Python code used for generating trace file
 n = 4
 Max = 2**n
 numberOfOutputBits = n+1
 def generateBinaryStrings(n, Max):
       return [bin(i)[2:].zfill(n) for i in range(Max)]
 BinaryStrings = generateBinaryStrings(n, Max)
 def addBinaryIntegers(a,b,n, Max):
       c = a + b
       carry = 0
       if c > Max - 1:
             c = c - Max
             carry = 1
       return c, carry
 addBinaryIntegers(1,15,n, Max)
 with open("Tracefile.txt", "w") as file:
```

output, carry = addBinaryIntegers(i,j,n, Max)

 $str = "{}{} {}{} {}{} {}{} n".format(I1, I2, carry, o, mask)$

for i in range(Max):


for j in range(Max):

file.write(str)

I1 = BinaryStrings[i]
I2 = BinaryStrings[j]

mask = '1'*numberOfOutputBits
o = bin(output)[2:].zfill(n)


RTL View:




DUT Input/Output Format:

Input Format: A ₃ A ₂ A ₁ A ₀ B ₃ B ₂ B ₁ B ₀	(2 4-bit numbers A (A $_3$ is MSB A $_0$ is LSB) and B (B $_3$ is MSB B $_0$ is LSB)
Output Format: CoutS3S2S1S0	(Carry (1-bit) and Sum (4-bit S_3 is MSB S_0 is LSB)
00000000 00000 11111 01111111 10110 11111 10010110 01111 11111 10100110 10000 11111 11111111	

RTL Simulation:



Gate-level Simulation:



Krypton board*:

Map the logic circuit to the Krypton board and attach the images of the pin assignment and output observed on the board (switches/LEDs).

Observations*:

You must summarize your observations, either in words, using figures and/or tables.

References:

Tertulien Ndjountche *Digital Electronics 2 Sequential and Arithmetic Logic Circuits* Wiley Ripple Carry Adder Graphic

https://upload.wikimedia.org/wikipedia/commons/5/5d/4-bit_ripple_carry_adder.svg

^{*} To be submitted after the tutorial on "Using Krypton.