
Pip, every connection on one sheet

A dot is a joint. A line that hops over another does not touch it. Thick = bare rod of the harness. Thin = insulated wire of the battery storey. Dotted = optional. Ring = tap where a rod carries on.



Never: OUT+ or OUT− to GND, a rail or the frame · anything but A1's 3V3 feeding the screen or the mic
A1's USB and the PowerBoost output at the same time · the frame touching any conductor · the 500 mAh cell

Every line on the sheet, explained

The companion to the one-page wiring sheet. One entry per line on the drawing, three sentences at most: what it joins and why it is done that way.

The harness: bare rods

5 V rod · A1 5V → amp VIN

The only 5 V in the device goes to two pins: A1's own input and the amplifier. The amp wants 5 V because loudness is voltage: it can swing twice what it could at 3.3 V, which is four times the sound. One straight rod across the channel, crossing both rails without touching.

GND rod · A1 GND → amp GND, with the drop pin

The amplifier is the one part that pulls current in bursts, so its return runs on its own rod straight to A1's ground stub. A 3 mm pin under that rod drops onto the GND rail and makes the rail ground. The quiet rail hangs off the busy rod instead of carrying its current.

3V3 tap · A1 3V3 → 3V3 rail

A1 has a small regulator that turns 5 V into 3.3 V, and its 3V3 pin is that regulator's output. One tap feeds the rail, and after that nobody runs back to A1 for power. The screen and the mic are 3.3 V parts; the mic dies above 3.6 V.

DIN rod · GPIO3 → amp DIN

The sound going out, as bits. One sender, one listener, one rod.

BCLK rod · GPIO2 → amp BCLK, then on to mic SCK

The bit clock ticks 1,024,000 times a second and is the metronome both the amp and the mic play to, so one rod serves both with a tap at the amp. R3 sits on this line because GPIO2 is a boot-strapping pin the chip reads at power-on and it must be high then.

WS rod · GPIO1 → amp LRC, then on to mic WS

The word clock flips 16,000 times a second to say left slot, right slot. Shared with the amp and the mic for the same reason as BCLK: everyone must agree on the beat.

mic SD rod · GPIO4 → mic SD

The sound coming in, as bits. The mic drives this line only during its own slot and lets go the rest of the time, so the firmware switches on GPIO4's internal pull-down to keep it quiet in between. That is why there is no resistor on it.

amp SD rod · GPIO5 → amp SD

The amplifier's on-off pin, which A1 pulls high only while Pip is speaking. It runs over the top of everything because GPIO5 is on A1's left row and the amp is on the right. R1 holds it low whenever A1 is not driving it.

button rod · GPIO10 → button, and the button GND rod

Pressing the button connects GPIO10 to ground; A1 pulls the pin up internally, so it reads high until pressed. The button's other legs go to A1's GND stub by a short rod. Plain high or low, no timing.

SCL rod and SDA rod · GPIO20, GPIO21 → screen

I^2C: SCL is the clock, SDA the data, and the screen only listens. Both idle at 3.3 V and get pulled low to talk; the pull-up resistors that need are already on the screen module. The two rods also hold the screen up, 17.5 mm above the amp.

screen VCC tap and screen GND tap

The screen's power, dropped from its floating position onto the front ends of the two rails. Short taps to the nearest rail, not rods back to A1.

mic VDD tap, mic GND tap, and the L/R link

The mic's power from the back ends of the two rails. The L/R pin tied to the mic's own GND selects the left I^2S slot, the one the firmware listens to. All three are short because the mic lies right beside the rails.

speaker · amp OUT+ and OUT− only

The amp drives the speaker with a bridge: each output is a switched node that sits at 5 V half the time. Neither is ground, and tying one to the rail shorts 5 V straight through a transistor. The speaker gets its own two leads, twisted, and nothing else.

The four small parts

R1 · 4.7 kΩ, amp SD → amp GND

Between power-on and the firmware running, GPIO5 is undefined. This resistor keeps the amp's shutdown pin low through that gap so the speaker cannot pop or sit at full gain on garbage.

R3 · 10 kΩ, BCLK rod → 3V3 rail

GPIO2 must read high the instant the chip powers on, and the amp and mic only listen on this line, so nothing else holds it up. Ten kilohms is far too weak to bother the clock afterwards. One meter check retires it: about 10 kΩ between GPIO2 and 3V3 with A1 unpowered means the board has its own.

C1 · 220 µF, 5 V net → GND, stripe to GND

A bass note or a Wi-Fi burst asks for a few hundred milliamps for a few milliseconds, and a long thin wire cannot deliver that fast. This capacitor is a local reservoir that answers the slow bursts so the 5 V does not sag and reset A1. The stripe marks the negative lead.

C2 · 100 nF, at the amp's VIN and GND pins

The fast part of the same job: it answers the spikes the 220 µF is too slow for. It sits at the pins because a reservoir 50 mm away is a reservoir with a straw.

The battery storey: insulated wires

P1 · PowerBoost 5V → A1's 5V stub, 26 AWG red

That stub is where USB power used to enter, so every rod downstream sees the same 5 V it always did. The 5 V rod carries it on to the amp as before. Nothing in the harness changes.

P2 · PowerBoost GND → A1's GND stub, 26 AWG black

One ground meeting point for the supply, A1 and the amp. The rail stays a dead end, so the amp's current has no loop to run through the signal rods.

P3 and P4 · EN through the slide switch to PowerBoost GND

EN is a logic input that draws microamps, so a tiny switch controls the whole load without carrying its current or dropping volts where volts are scarce. Closed means EN at ground means output off. The cell stays on the charger even when off, so it charges either way.

P5 · the cell's JST into the PowerBoost socket

The plug is the only connection the cell will ever have: factory-terminated, keyed, behind the cell's own protection board. Meter + and − against the board's silkscreen before the first plug-in. No solder, no brass, no iron within 10 cm.

P6 · PowerBoost LBO → A1 GPIO6, optional

An open-drain flag that goes low when the cell reaches 3.2 V. A free GPIO reads it so the face can warn before the cell cuts out. Pip runs without it.

A1's USB-C · nothing, Kapton over it

On this board the 5V stub is the USB VBUS node with no diode, so a cable there would tie two supplies together. Flashing happens with the PowerBoost switched off.

Sources. The net list, Why the Wiring and the final-build power page. Not built.