4.1-4.2: Instruction-Set Architecture & Logic design


周百川 2024.10.16

01 Instruction-Set Architecture(ISA)

Y86-64:

Similar to x86-64 but simpler; Between CISC and RISC

Programmer-Visible State



Registers:15 registers,no %r15

Conditional Codes: Zero/Negative/Overflow

Stat:AOK/HLT/ADR/INS

Memory:a big array

• halt: 0 0, suspend instruction execution and set Stat to HLT

• nop: 10,no operation

halt

nop



1 0

• Moves

Code:2 X(0-6) rA rB

rrmovq is a 'unconditional move'

rrmovq rA, rB

2 0 rA rB

cmovXX rA, rB

rrmovq

cmovle

cmovl


cmove

cmovge 2 5 cmovg 2 6

cmovne

2 fn rA rB

MovesCode:X 0 rA rB (V/D)(8bytes)



register ID:


0xF means no register
should be accessed

Number	Register name	Number	Register name	
0	%rax	8		
1	%rcx	9	%r9	
2	%rdx	Α	%r10	
3	%rbx	В	%r11	
4	%rsp	C	%r12	
5	%rbp	D	%r13	
6	%rsi	E	%r14	
7	%rdi	F	No register	

Operations

Code:6 X(0-3) rA rB

*can only operate registers




OPq rA, rB

6 fn rA rB

Branches

Code:7 X(0-6) Dest(8 bytes)



jXX Dest

7 fn

Dest

call and ret, pushq and popq

Code:

call:8 0 Dest(8 bytes)

ret:90

pushq:A0rAF

popq:B 0 rA F

 call Dest
 8
 0
 Dest

 ret
 9
 0

 pushq rA
 A
 0
 rA
 F

 popq rA
 B
 0
 rA
 F

Exceptions

Value	Name	Name Meaning	
1 AOK Normal operation		Normal operation	
2	HLT	halt instruction encountered	
3	ADR	Invalid address encountered	
4	INS	Invalid instruction encountered	

02 Logic Design


HCL:Hardware Control Language
Can be translate into Verilog and further a working microprocessor


Logic Gates


AND:&&


OR: | |


NOT:!












word MUX

```
word Out = [
    s: A;
    1: B;
];
```

(a) Bit-level implementation


(b) Word-level abstraction




Four-way MUX

```
C — MIN3 = [
A <= B && A <= C : A;
B <= A && B <= C : B;
1 : C;
```

Arithmetic/logic unit (ALU)



Register



hardware registers != program registers

Register file

