

# Computer System Design: Gajendra-I

I hope all of you have already been introduced to the basics of a computer system and its various internal components along with their interactions. In the following, I will mainly describe the content to be put into the report. The same flow may be adapted for your final circuit build.


Before getting started, gloss over a [sample processor manual](#) and [instruction set](#) to get a feel about how real life datasheets look like. This manual is for the AVR processors, the same MCU used on Arduino boards. You don't have to replicate this documentation exercise by any means, this is primarily for your self-calibration. However, we need your report to be neatly structured, readable and articulate. Also, refer to the required textbook for this part, [Malvino](#) (primarily the SAP-1 design, though our design will vary)

Overall, the design will be using 8-bit words for both data as well as instructions. The data and the program (instructions) will reside in the same memory. We will use a common bus architecture as discussed in class. The control bus will be separate. *I do not encourage you to change this unless you have an excellent grasp on the bus design (extra credit assignment) and can try out independent address and data buses for increasing the address space.*

## Section 1. State the overall architecture for your CPU Core (ARCH\_GAJENDRA)

CircuitVerse module: **cpu\_core\_arch\_gajendra**

Start with defining the various components for your processor core. A schematic, as I have discussed in class, is shown below. You are encouraged to draw your own diagram for your design.



The system clock, memory module and the display module are not parts of the core but interfaced with the processor core. You can define how many general purpose registers you want. State how they may help to improve software flexibility. Ideally, you can use three of them, A (accumulator), B and C. Define all the internal

components and state their design along with a circuit diagram.

### 1. General CPU Registers (**reg\_cpu\_8**)

2. Instruction Register (**reg\_IR**)
3. Memory Address Register (**reg\_MAR**) - 4-bit addresses
4. Program Counter (**counter\_PC**) - 4-bit addresses
5. Arithmetic and Logical Unit (**ALU**) - supports only **ADD/SUB**
6. Status Register (**reg\_status\_4**) - **Z, NZ, C, NC**

Note that **MAR** and **PC** need to deal with only 4-bit addresses. But since they are interfaced with the common 8-bit bus, make necessary arrangements for stripping off the irrelevant four bits.

The ALU for Gajendra-I design may only support unsigned addition and subtraction.

**Test every component** as rigorously as possible. If a particular component malfunctions the entire design will be faulty. Do not gloss over bus contention errors, if it exists there must be some sort of short circuiting - e.g., tri-state buffers are not used properly. It is your responsibility to debug the circuit. I will not debug your circuit.

## Section 2. Define your Instruction Set (IS)

This does not imply simply stating the instructions you need to perform. You need to provide additional syntax details from a software programmer's perspective. One AVR example, as discussed in the class, is shown below. Look at [this](#) (interactive) for more.

### ADD – Add without Carry

#### Description

Adds two registers without the C Flag and places the result in the destination register Rd.

Operation:

- (i)  $Rd \leftarrow Rd + Rr$

Syntax:

Operands:

Program Counter:

- (i) **ADD Rd,Rr**

$0 \leq d \leq 31, 0 \leq r \leq 31$

$PC \leftarrow PC + 1$

16-bit Opcode:

0000	11rd	dddd	rrrr
------	------	------	------

For your design you **MUST** mention which registers are impacted by the instruction, otherwise the programmer may inadvertently lose data. For this design, we intend to use 8-bit opcodes consisting of (MSB) 4-bits for specifying the operation and (LSB) 4-bits for specifying address or immediate data.

Assembly	Machine Code	Assembly	Machine Code
NOP	0000 0x0	JMP	0110 0x6
LDA	0001 0x1	JNZ	1000 0x8
STA	0010 0x2	SWAP	1001 0x9
ADD	0011 0x3	...	
SUB	0100 0x4	Maybe some MOVs	
LDI	0101 0x5	...	
OUT	0111 0x7	HALT	1111 0xF

What instructions you want to support on your processor (and their opcodes) is completely up to you. You can start with the ones we defined as a part of the class lectures, but you are free to deviate from that. At the minimum you must have load/store from address, load immediate, addition/subtraction, unconditional jump and display output (hex)

### Section 3. Give a few example assembly programs implemented using your IS

I am providing some representative problems.

- Adding two numbers and displaying the result
- Adding and subtracting four numbers in some combination (e.g., 17-8+25-12)
- Adding numbers from a starting address to an ending address and displaying the result. For example, add all numbers from memory location 0x9 to 0xD and display the result
- A multiplication routine using repeated addition
- Sorting. If you support compare and conditional jump instruction (not required in the basic design)
- Feel free to add more ...

### Section 4. Microinstructions and Controller Logic Design

CircuitVerse module: `cpu_timing_controller`

Define your own control word format. The size of the control word is up to your design. If you have more registers instead of using a control bit for each IN/OUT, you may have a mux/decoder based logic to read/write from/to registers.

```

NOP:  1 << PC_out | 1 << MAR_in
      1 << PC_inc | 1 << MEM_out | 1 << IR_in
      0
      0
      0

LDA:  1 << PC_out | 1 << MAR_in
      1 << PC_inc | 1 << MEM_out | 1 << IR_in
      1 << IR_out | 1 << MAR_in
      1 << MEM_out | 1 << REGB_in
      0

ADD:  1 << PC_out | 1 << MAR_in
      1 << PC_inc | 1 << MEM_out | 1 << IR_in
      1 << IR_out | 1 << MAR_in
      1 << MEM_out | 1 << REGB_in
      1 << ALU_out | 1 << REGA_in

```

T0 For each instruction define the  
T1 sequence of microinstructions or  
T2 control words that need to be  
T3 executed in sequence. **Clearly**  
T4

**document them for each instruction, stating the number of minimum T-states or machine cycles needed.**

T0  
T1 *Designing a hardware controller for the*  
T2 *assignment is optional but you are*  
T3 *expected to know how to design it.*  
T4

### **Software based microprogrammed controller design:**

- **T-states:** Use a fixed number of T-states for all instructions to keep the design simple. An internal up counter needs to be used inside the controller to indicate the step in the timing sequence. If the maximum number of T-states required is N, the internal counter can be of type mod-N (starting from zero).
- **Instruction:** The operation bits from the opcode needs to be passed from the instruction register (IR) to the controller to interpret what instruction needs to be executed.

The operation bits (e.g., 4) along with the number of bits required to encode the T-state (e.g., 3) should together form the address to “lookup” the specific control word from the control ROM. Write a Python script or a C program to automatically generate the control words for your control ROM. This automation indeed saves a lot of time.

### **Section 5. Connect the data/program memory and display, System Reset**

Finally connect the memory module (for storing your code and data) and connect it to the processor. Put some of the sample programs that you intended to run (in Section 2) and try it out on your newly minted Gajendra-I. You can use a TTY display for your computer’s display screen - see an example [here](#).

**System Reset.** Have a reset button that reboots the computer so that it starts executing instructions from address 0x0. The reset input should reset the **PC** count to zero and also the internal counter within the controller.

If the programs are successfully executed giving the expected outputs, give yourself a treat :)