# Report Lab 4

## Parham Gilani - 400101859


## Sadra Khanjari - 400101107

#### **Lab 1:**


This is the Complex Multiplier code that I have used in my project.

```
module ComplexMultiplier(
    input wire clk,
   input wire reset,
   input wire [15:0] inputMultiplier1,
   input wire [15:0] inputMultiplier2,
   output reg [33:0] multiplicationResult
   wire [7:0] real 1, real 2, imag1, imag2;
   wire [15:0] multrr,multri,multir,multii;
   wire signed [16:0] adderr,adderi;
   wire [33:0] result;
   assign real_1 = inputMultiplier1[15]? ~inputMultiplier1[15:8] + 1 : inputMultiplier1[15:8];
    assign imag1 = inputMultiplier1[7]? ~inputMultiplier1[7:0] + 1 : inputMultiplier1[7:0];
   assign real_2 = inputMultiplier2[15]? ~inputMultiplier2[15:8] + 1 : inputMultiplier2[15:8];
    assign imag2 = inputMultiplier2[7]? ~inputMultiplier2[7:0] + 1 : inputMultiplier2[7:0];
    assign multrr = (inputMultiplier1[15] ^ inputMultiplier2[15])? ~(real_1 * real_2) + 1 : real_1 * real_2;
    assign multri = (inputMultiplier1[15] ^ inputMultiplier2[7])? ~(real_1 * imag2) + 1 : real_1 * imag2;
    assign multir = (inputMultiplier1[7] ^ inputMultiplier2[15])? ~(imag1 * real_2) + 1 : imag1 * real_2;
   assign multii = (inputMultiplier1[7] ^ inputMultiplier2[7])? ~(imag1 * imag2) + 1 : imag1 * imag2;
   assign adderr = $signed(multrr) - $signed(multii);
    assign adderi = $signed(multir) + $signed(multri);
   assign result = {adderr, adderi};
    always @(posedge clk ) begin
        if (!reset) multiplicationResult <= result;</pre>
        else multiplicationResult <= 0;</pre>
    end
 ndmodule
```


## After synthesizing no errors was found.



#### And the RTL Schematic of the code is this:



## And this is the RTL circuit details:




### **Lab 2:**

The testbench related to the last Verilog code is shown blow.

```
timescale 1ns/1ns
module ComplexMultiplier_tb();
     wire [33:0] out;
reg clk, reset;
reg [15:0] input1, input2;
     always @(clk) begin
if (reset) #1 reset<=0;
#10 clk <= ~clk;
     end
          clk = 1;
input1 = $random();
input2 = $random();
           reset = 1;
           #200;
           $display("input1 = %b" , input1);
$display("input2 = %b" , input2);
$display("out = %b" , out);
           #10
          input1 = $random();
input2 = $random();
           reset = 1;
           #200;
           $display("input1 = %b" , input1);
$display("input2 = %b" , input2);
$display("out = %b" , out);
           $stop;
          .clk(clk),
.reset(reset),
.inputMultiplier1(input1),
           .inputMultiplier2(input2),
.multiplicationResult(out)
```

And the wave form of it is this.




But this wave form contains all wires and registers in the module.


									410.	.000 ns
Name	Value	0 ns	50 ns	100 ns	150 ns	200 ns	250 ns	300 ns	350 ns	400 n
> 🦬 out[33:0]	3dcd3f2c	000000000		04aa5f2ed		X		3dcd3f2c8		
l∰ dk	1									厂
<b>l</b> reset	0									
> 🛂 input1[15:0]	1101011		00110.	0100100100		X	11	01011000001001		
> 👹 input2[15:0]	0101011		01011	1010000001		_χ	01	01011001100011		
> 🎇 real_1[7:0]	0010101		01	0110101		_χ		00101010		
> 🤻 real_2[7:0]	0101011		0.	011110		Х		01010110		
> 🖁 imag1[7:0]	0000100		0	0100100		Χ		00001001		
> 🖁 imag2[7:0]	0110001		0.	111111				01100011		
> 🐕 multrr[15:0]	1111000		00010	01101110110		Χ	11	11000111100100		
> 🖁 multri[15:0]	1110111		11100	10110110101			11	10111111000010		
> 🕷 multir[15:0]	0000001		00001	0100111000		Х	00	00001100000110		
> 🖷 multii[15:0]	0000001		11101	1000100100		Х	00	00001101111011		
> 🖁 adderr[16:0]	1111011		000100	10101010010		X	111	10111001101001		
> 📢 adderi[16:0]	1111100		111110	01011101101		X	111	11001011001000		
> 🤻 result[33:0]	1111011		00010010101010	01011111001011101101		X	11110111001	101001111111001011001000		$\Box$

## **Lab 3:**

In this part we must use our previous codes and use several IP cores like CORDIC and Multiply Adder to be instantiated in DUT code. Just like before I have got the RTL Schematics of the code.




The module has 4 states. State 1:




Gets the square root.

#### State 2:




Gets the first Complex Multiplier output.

#### State 3:



Gets the second Complex Multiplier output.

State 4:



Gets the third Complex Multiplier output.

#### **Lab 4:**

In this section we must add constraints to the project. After I saved the constraint file into "DUT.ucf" and close the constraint editor.

```
#Created by Constraints Editor (xc6slx45t-csg324-3) - 2024/06/03
NET "clk" TNM_NET = clk;
TIMESPEC TS_clk = PERIOD "clk" 30 ns HIGH 50% INPUT_JITTER 60 ps;
NET "control<0>" OFFSET = IN 20 ns VALID 20 ns BEFORE "clk" RISING;
INST "Output<0>" TNM = Outputl_Group;
INST "Output<1>" TNM = Output1_Group;
INST "Output<2>" TNM = Outputl_Group;
INST "Output<3>" TNM = Outputl_Group;
INST "Output<4>" TNM = Output1_Group;
INST "Output<5>" TNM = Output1_Group;
INST "Output<6>" TNM = Output1_Group;
INST "Output<7>" TNM = Outputl_Group;
INST "Output<8>" TNM = Output1_Group;
INST "Output<9>" TNM = Output1_Group;
INST "Output<10>" TNM = Outputl_Group;
INST "Output<11>" TNM = Outputl_Group;
INST "Output<12>" TNM = Outputl_Group;
INST "Output<13>" TNM = Output1_Group;
INST "Output<14>" TNM = Output1_Group;
INST "Output<15>" TNM = Output1_Group;
INST "Output<16>" TNM = Output1_Group;
INST "Output<17>" TNM = Outputl_Group;
INST "Output<18>" TNM = Outputl_Group;
INST "Output<19>" TNM = Outputl_Group;
INST "Output<20>" TNM = Outputl_Group;
INST "Output<21>" TNM = Outputl_Group;
INST "Output<22>" TNM = Output1 Group;
INST "Output<23>" TNM = Output1 Group;
INST "Output<24>" INST "Output-Group;
INST "Output<25>" INM = Outputl_Group;
INST "Output<26>" TNM = Output1_Group;
INST "Output<27>" TNM = Outputl_Group;
INST "Output<28>" TNM = Output1_Group;
INST "Output<29>" TNM = Output1_Group;
INST "Output<30>" TNM = Outputl_Group;
INST "Output<31>" TNM = Outputl_Group;
INST "Output<32>" TNM = Outputl_Group;
INST "Output<33>" TNM = Outputl_Group;
INST "Output<34>" TNM = Outputl_Group;
INST "Output<35>" TNM = Outputl_Group;
INST "Output<36>" TNM = Outputl_Group;
INST Output<37>" TNM = Outputl_Group;
TIMEGRP "Outputl_Group" OFFSET = OUT 20 ns AFTER "clk";
NET "Clk" LOC = L15;
NET "Reset" LOC = A10;
```

This was the constraint file which I have edited and add 2 lines and the end of it which locates the location of constraints in UCF file.

Now we want to enter constraints using an XST file. We create a new text file in ISE and write this code in it and save it as a .XCF file.

```
BEGIN MODEL "DUT"
NET "Clk" clock_signal = yes;
END;
```

THE END