

[illegible]

در این قسمت صرفاً کدهای ضرب و جمع را دستی پیاده سازی کردم. پاور در در کل 213mW است که Dynamic 35mW و Quiescent 177mW است و در دمای 25.2 C کار میکند. منابع مصرف شده نیز 512 رجیستر و 820 LUT و 0 مموری و 101 IOB و 2 DSP48 است. ماکسیم فرکانس کلاک برای این مدار تقریباً برابر 204MHz است. (4.9ns) کد قسمت اول را تست نکردم چون تابع آماده داشت ولی این کد تست شده است و در ارور وقتی رخ میدهد که underflow یا overflow یا exception رخ دهد.

```
NET "aclk" TNM_NET = "aclk";
TIMESPEC "TS_aclk" = PERIOD "aclk" 4.9 ns HIGH 50%;

ModelSim> run -all
# 1 = 1 : 12153524 + c0895e81 = c0fe6a17f : error = 0 , ready = 1
# 1 = 2 : 84844609 + b1f05663 = b1f05663 : error = 0 , ready = 1
# 1 = 3 : 06b97b0d + 46df998d = 46df998d : error = 0 , ready = 1
# 1 = 4 : b2c28465 + 89375212 = b2c28465 : error = 0 , ready = 1
# 1 = 5 : 00f3e301 + 06d7cd0d = 06d7dc4b : error = 0 , ready = 1
# 1 = 1 : 3b23f17e - 1e8dcd3d = 3b5c0e8a : error = 0 , ready = 1
# 1 = 2 : 76d457ed - 462df78c = 76aba813 : error = 0 , ready = 1
# 1 = 3 : 7cfde9f9 - e33724c6 = 7cfde9f9 : error = 0 , ready = 1
# 1 = 4 : e2f7f4c5 - d513d2aa = e2887b3b : error = 0 , ready = 1
# 1 = 5 : 72aff7e5 - bbd27277 = 72aff7e5 : error = 0 , ready = 1
# 1 = 1 : 8932d612 * 47ecdb8f = 91a576ba : error = 0 , ready = 1
# 1 = 2 : 793069f2 * e77696ce = ff800000 : error = 1 , ready = 1
# 1 = 3 : f4007ae8 * e2ca4ec5 = 7f800000 : error = 1 , ready = 1
# 1 = 4 : 2e58495c * de8e28bd = cd703638 : error = 0 , ready = 1
# 1 = 5 : 96ab582d * b2a72665 = 09dfc070 : error = 0 , ready = 1

** Note: $atop : C:/Users/gilan/OneDrive/Desktop/alu_tb.v(38)
Time: 1500 ns Iteration: 0 Instance: /alu_tb
# Break at C:/Users/gilan/OneDrive/Desktop/alu_tb.v line 38
```

A	B	C	D	E	F	G	H	I	J	K	L	M	N
Device		On-Chip	Power (W)	Used	Available	Utilization (%)	Supply		Summary	Total	Dynamic	Quiescent	
Family	Virtex7		Clocks	0.009	1	---	Source	Voltage	Current (A)	Current (A)	Current (A)		
Part	xc7vx330t		Logic	0.003	820	204000	Vccint	1.000	0.107	0.022	0.086		
Package	ffg1761		Signals	0.007	1305	---	Vccaux	1.800	0.030	0.001	0.030		
Temp Grade	Commercial		DSPs	0.001	2	1120	Vcco18	1.800	0.008	0.007	0.001		
Process	Typical		IOs	0.016	101	700	Vccbram	1.000	0.002	0.000	0.002		
Speed Grade	-1		Leakage	0.177			Vccadc	1.710	0.020	0.000	0.020		
		Total	0.213										
Environment		Thermal Properties		Effective TJA	Max Ambient	Junction Temp	Supply		Power (W)	Total	Dynamic	Quiescent	
Ambient Temp (C)	25.0			(C/W)	(C)	(C)				0.213	0.035	0.177	
Use custom TJA?	No			1.2	84.8	25.2							
Custom TJA (C/W)	NA												
Airflow (LFM)	250												
Heat Sink	Medium Profile												
Custom TSA (C/W)	NA												
Board Selection	Medium (10"x10")												
# of Board Layers	12 to 15												
Custom TJB (C/W)	NA												
Board Temperature (C)	NA												
Characterization													
Production	v1.0.2012-07-11												

IP core Benefits:

1. Time saving : IP cores are pre-designed and pre-verified functional blocks that can be easily integrated into a larger design. This saves significant development time as engineers don't need to start from scratch for every component.
2. Cost effective : Developing custom hardware components from scratch can be expensive due to the resources required for design, verification, and testing. IP cores offer a cost-effective alternative by providing ready-made solutions that can be licensed or purchased for use.
3. Quality and reliability: IP cores are typically developed and tested by experienced teams or companies with expertise in the specific domain. This ensures high quality and reliability of the cores, reducing the risk of errors or failures in the final product.
4. Flexibility : IP cores can be easily customized and configured to meet the specific requirements of a design. This flexibility allows engineers to tailor the functionality, performance, and features of the cores to suit their application needs.
5. Interoperability : IP cores are often designed to industry standards and specifications, making them compatible and interoperable with other components and systems. This simplifies integration and reduces compatibility issues in complex designs.
6. Scalability : IP cores enable scalability in design by providing reusable building blocks that can be easily replicated or modified to support different configurations or performance levels. This facilitates the development of scalable and adaptable systems.
7. Focus on innovation : By leveraging pre-designed IP cores for standard functionalities, engineers can focus their efforts on developing innovative features and differentiation in their designs. This accelerates time-to-market and enhances competitiveness in the market.

8. Risk mitigation : Using proven and well-tested IP cores helps mitigate the risks associated with complex hardware design projects. By relying on established solutions, engineers can reduce the likelihood of design errors, delays, and cost overruns.

Overall, the use of IP cores offers significant advantages in terms of time, cost, quality, flexibility, interoperability, scalability, innovation, and risk mitigation, making them an essential component in modern digital design workflows.