Skip to content
View pari-thimaalk's full-sized avatar

Block or report pari-thimaalk

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. rv32im_ooo_cpu rv32im_ooo_cpu Public

    A RISC-V Out of Order CPU with explicit register renaming, branch prediction, split load-store queues and return address stack.

    Verilog

  2. AO_FPGA AO_FPGA Public

    HardCaml and SV solutions for Advent of Code 2025

    SystemVerilog

  3. HTTP_lwip_FPGA HTTP_lwip_FPGA Public

    The first network stack implementation for the Urbana Board FPGA, from physical to application layer.

    VHDL

  4. wnaj_OS wnaj_OS Public

    A Linux inspired 32-bit operating system, built with C and x86 Assembly.

    C